2024-05-22 09:42:45 +03:00
|
|
|
|
/*
|
|
|
|
|
|
* init.c
|
|
|
|
|
|
*
|
|
|
|
|
|
* Created on: 21 <EFBFBD><EFBFBD><EFBFBD>. 2023 <EFBFBD>.
|
|
|
|
|
|
* Author: seklyuts
|
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#include "pwm_init.h"
|
|
|
|
|
|
#include "f28x_project.h"
|
|
|
|
|
|
#include "gpio_init.h"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void PWMGpioInit(void)//<2F><><EFBFBD> <20> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD> <20><><EFBFBD><EFBFBD> <20><> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD> <20><> <20><><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
{
|
|
|
|
|
|
EALLOW;
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO2 = 1; // Disable pull-up on GPIO2 (EPWM2A)
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO3 = 1; // Disable pull-up on GPIO3 (EPWM2B)
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1; // Configure GPIO2 as EPWM2A
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1; // Configure GPIO3 as EPWM2B
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL1.bit.GPIO2 = 2;//to cpu2
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL1.bit.GPIO3 = 2;
|
|
|
|
|
|
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO8 = 1; // Disable pull-up on GPIO8 (EPWM5A)
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO9 = 1; // Disable pull-up on GPIO9 (EPWM5B)
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO8 = 1; // Configure GPIO8 as EPWM5A
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO9 = 1; // Configure GPIO9 as EPWM5B
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL2.bit.GPIO8 = 2;//to cpu2
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL2.bit.GPIO9 = 2;
|
|
|
|
|
|
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO12 = 1; // Disable pull-up on GPIO12 (EPWM7A)
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO13 = 1; // Disable pull-up on GPIO13 (EPWM7B)
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO12 = 1; // Configure GPIO12 as EPWM7A
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO13 = 1; // Configure GPIO13 as EPWM7B
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL2.bit.GPIO12 = 2;//to cpu2
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL2.bit.GPIO13 = 2;
|
|
|
|
|
|
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO14 = 1; // Disable pull-up on GPIO14 (EPWM8A)
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO14 = 1; // Configure GPIO14 as EPWM8A
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL2.bit.GPIO14 = 2;//to cpu2
|
|
|
|
|
|
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO4 = 1; // Disable pull-up on GPIO4 (EPWM3A)
|
|
|
|
|
|
GpioCtrlRegs.GPAPUD.bit.GPIO5 = 1; // Disable pull-up on GPIO5 (EPWM3B)
|
|
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO4 = 1; // Configure GPIO4 as EPWM3A
|
2024-05-29 16:21:30 +03:00
|
|
|
|
|
2024-05-22 09:42:45 +03:00
|
|
|
|
GpioCtrlRegs.GPAMUX1.bit.GPIO5 = 1; // Configure GPIO5 as EPWM3B
|
2024-05-29 16:21:30 +03:00
|
|
|
|
|
2024-05-22 09:42:45 +03:00
|
|
|
|
GpioCtrlRegs.GPACSEL1.bit.GPIO4 = 2;//to cpu2
|
|
|
|
|
|
GpioCtrlRegs.GPACSEL1.bit.GPIO5 = 2;
|
|
|
|
|
|
|
|
|
|
|
|
EDIS;
|
|
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
