commit 4ec847ce58ca3af5f881ed4309ad9eb59f23f156 Author: sedov Date: Fri Aug 9 15:08:23 2024 +0300 dev(UML-2538): Проект для тестирования дисплея diff --git a/RemoteSystemsTempFiles/.project b/RemoteSystemsTempFiles/.project new file mode 100644 index 0000000..5447a64 --- /dev/null +++ b/RemoteSystemsTempFiles/.project @@ -0,0 +1,12 @@ + + + RemoteSystemsTempFiles + + + + + + + org.eclipse.rse.ui.remoteSystemsTempNature + + diff --git a/i2c_ex1_master/.ccsproject b/i2c_ex1_master/.ccsproject new file mode 100644 index 0000000..b8778e7 --- /dev/null +++ b/i2c_ex1_master/.ccsproject @@ -0,0 +1,18 @@ + + + + + + + + + + + + + + + + + + diff --git a/i2c_ex1_master/.cproject b/i2c_ex1_master/.cproject new file mode 100644 index 0000000..c9fb160 --- /dev/null +++ b/i2c_ex1_master/.cproject @@ -0,0 +1,209 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/i2c_ex1_master/.launches/i2c_ex1_master.launch b/i2c_ex1_master/.launches/i2c_ex1_master.launch new file mode 100644 index 0000000..6205ce1 --- /dev/null +++ b/i2c_ex1_master/.launches/i2c_ex1_master.launch @@ -0,0 +1,19 @@ + + + + + + + + + + + + + + + + + + + diff --git a/i2c_ex1_master/.project b/i2c_ex1_master/.project new file mode 100644 index 0000000..f55009c --- /dev/null +++ b/i2c_ex1_master/.project @@ -0,0 +1,37 @@ + + + i2c_ex1_master + + + + + + org.eclipse.cdt.managedbuilder.core.genmakebuilder + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + com.ti.ccstudio.core.ccsNature + org.eclipse.cdt.core.cnature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.core.ccnature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + + + + C2000WARE_COMMON_INCLUDE + $%7BCOM_TI_C2000WARE_SOFTWARE_PACKAGE_INSTALL_DIR%7D/device_support/f2838x/common/include + + + C2000WARE_HEADERS_INCLUDE + $%7BCOM_TI_C2000WARE_SOFTWARE_PACKAGE_INSTALL_DIR%7D/device_support/f2838x/headers/include + + + diff --git a/i2c_ex1_master/.settings/org.eclipse.cdt.codan.core.prefs b/i2c_ex1_master/.settings/org.eclipse.cdt.codan.core.prefs new file mode 100644 index 0000000..f653028 --- /dev/null +++ b/i2c_ex1_master/.settings/org.eclipse.cdt.codan.core.prefs @@ -0,0 +1,3 @@ +eclipse.preferences.version=1 +inEditor=false +onBuild=false diff --git a/i2c_ex1_master/.settings/org.eclipse.cdt.debug.core.prefs b/i2c_ex1_master/.settings/org.eclipse.cdt.debug.core.prefs new file mode 100644 index 0000000..2adc7b1 --- /dev/null +++ b/i2c_ex1_master/.settings/org.eclipse.cdt.debug.core.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +org.eclipse.cdt.debug.core.toggleBreakpointModel=com.ti.ccstudio.debug.CCSBreakpointMarker diff --git a/i2c_ex1_master/.settings/org.eclipse.core.resources.prefs b/i2c_ex1_master/.settings/org.eclipse.core.resources.prefs new file mode 100644 index 0000000..56aa170 --- /dev/null +++ b/i2c_ex1_master/.settings/org.eclipse.core.resources.prefs @@ -0,0 +1,6 @@ +eclipse.preferences.version=1 +encoding//CPU1_RAM/makefile=UTF-8 +encoding//CPU1_RAM/objects.mk=UTF-8 +encoding//CPU1_RAM/sources.mk=UTF-8 +encoding//CPU1_RAM/subdir_rules.mk=UTF-8 +encoding//CPU1_RAM/subdir_vars.mk=UTF-8 diff --git a/i2c_ex1_master/2838x_FLASH_lnk_cpu1.cmd b/i2c_ex1_master/2838x_FLASH_lnk_cpu1.cmd new file mode 100644 index 0000000..43f0b33 --- /dev/null +++ b/i2c_ex1_master/2838x_FLASH_lnk_cpu1.cmd @@ -0,0 +1,137 @@ + +MEMORY +{ + /* BEGIN is used for the "boot to Flash" bootloader mode */ + BEGIN : origin = 0x080000, length = 0x000002 + BOOT_RSVD : origin = 0x000002, length = 0x0001AF /* Part of M0, BOOT rom will use this for stack */ + RAMM0 : origin = 0x0001B1, length = 0x00024F + RAMM1 : origin = 0x000400, length = 0x0003F8 /* on-chip RAM block M1 */ +// RAMM1_RSVD : origin = 0x0007F8, length = 0x000008 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */ + RAMD0 : origin = 0x00C000, length = 0x000800 + RAMD1 : origin = 0x00C800, length = 0x000800 + RAMLS0 : origin = 0x008000, length = 0x000800 + RAMLS1 : origin = 0x008800, length = 0x000800 + RAMLS2 : origin = 0x009000, length = 0x000800 + RAMLS3 : origin = 0x009800, length = 0x000800 + RAMLS4 : origin = 0x00A000, length = 0x000800 + RAMLS5 : origin = 0x00A800, length = 0x000800 + RAMLS6 : origin = 0x00B000, length = 0x000800 + RAMLS7 : origin = 0x00B800, length = 0x000800 + RAMGS0 : origin = 0x00D000, length = 0x001000 + RAMGS1 : origin = 0x00E000, length = 0x001000 + RAMGS2 : origin = 0x00F000, length = 0x001000 + RAMGS3 : origin = 0x010000, length = 0x001000 + RAMGS4 : origin = 0x011000, length = 0x001000 + RAMGS5 : origin = 0x012000, length = 0x001000 + RAMGS6 : origin = 0x013000, length = 0x001000 + RAMGS7 : origin = 0x014000, length = 0x001000 + RAMGS8 : origin = 0x015000, length = 0x001000 + RAMGS9 : origin = 0x016000, length = 0x001000 + RAMGS10 : origin = 0x017000, length = 0x001000 + RAMGS11 : origin = 0x018000, length = 0x001000 + RAMGS12 : origin = 0x019000, length = 0x001000 + RAMGS13 : origin = 0x01A000, length = 0x001000 + RAMGS14 : origin = 0x01B000, length = 0x001000 + RAMGS15 : origin = 0x01C000, length = 0x000FF8 +// RAMGS15_RSVD : origin = 0x01CFF8, length = 0x000008 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */ + + /* Flash sectors */ + FLASH0 : origin = 0x080002, length = 0x001FFE /* on-chip Flash */ + FLASH1 : origin = 0x082000, length = 0x002000 /* on-chip Flash */ + FLASH2 : origin = 0x084000, length = 0x002000 /* on-chip Flash */ + FLASH3 : origin = 0x086000, length = 0x002000 /* on-chip Flash */ + FLASH4 : origin = 0x088000, length = 0x008000 /* on-chip Flash */ + FLASH5 : origin = 0x090000, length = 0x008000 /* on-chip Flash */ + FLASH6 : origin = 0x098000, length = 0x008000 /* on-chip Flash */ + FLASH7 : origin = 0x0A0000, length = 0x008000 /* on-chip Flash */ + FLASH8 : origin = 0x0A8000, length = 0x008000 /* on-chip Flash */ + FLASH9 : origin = 0x0B0000, length = 0x008000 /* on-chip Flash */ + FLASH10 : origin = 0x0B8000, length = 0x002000 /* on-chip Flash */ + FLASH11 : origin = 0x0BA000, length = 0x002000 /* on-chip Flash */ + FLASH12 : origin = 0x0BC000, length = 0x002000 /* on-chip Flash */ + FLASH13 : origin = 0x0BE000, length = 0x001FF0 /* on-chip Flash */ +// FLASH13_RSVD : origin = 0x0BFFF0, length = 0x000010 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */ + + CPU1TOCPU2RAM : origin = 0x03A000, length = 0x000800 + CPU2TOCPU1RAM : origin = 0x03B000, length = 0x000800 + CPUTOCMRAM : origin = 0x039000, length = 0x000800 + CMTOCPURAM : origin = 0x038000, length = 0x000800 + + CANA_MSG_RAM : origin = 0x049000, length = 0x000800 + CANB_MSG_RAM : origin = 0x04B000, length = 0x000800 + + RESET : origin = 0x3FFFC0, length = 0x000002 +} + +SECTIONS +{ + codestart : > BEGIN, ALIGN(8) + .text : >> FLASH1 | FLASH2 | FLASH3 | FLASH4, ALIGN(8) + .cinit : > FLASH4, ALIGN(8) + .switch : > FLASH1, ALIGN(8) + .reset : > RESET, TYPE = DSECT /* not used, */ + .stack : > RAMM1 + +#if defined(__TI_EABI__) + .init_array : > FLASH1, ALIGN(8) + .bss : > RAMLS5 + .bss:output : > RAMLS3 + .bss:cio : > RAMLS5 + .data : > RAMLS5 + .sysmem : > RAMLS5 + /* Initalized sections go in Flash */ + .const : > FLASH5, ALIGN(8) +#else + .pinit : > FLASH1, ALIGN(8) + .ebss : > RAMLS5 + .esysmem : > RAMLS5 + .cio : > RAMLS5 + /* Initalized sections go in Flash */ + .econst : >> FLASH4 | FLASH5, ALIGN(8) +#endif + + ramgs0 : > RAMGS0, type=NOINIT + ramgs1 : > RAMGS1, type=NOINIT + + MSGRAM_CPU1_TO_CPU2 : > CPU1TOCPU2RAM, type=NOINIT + MSGRAM_CPU2_TO_CPU1 : > CPU2TOCPU1RAM, type=NOINIT + MSGRAM_CPU_TO_CM : > CPUTOCMRAM, type=NOINIT + MSGRAM_CM_TO_CPU : > CMTOCPURAM, type=NOINIT + + /* The following section definition are for SDFM examples */ + Filter_RegsFile : > RAMGS0 + Filter1_RegsFile : > RAMGS1, fill=0x1111 + Filter2_RegsFile : > RAMGS2, fill=0x2222 + Filter3_RegsFile : > RAMGS3, fill=0x3333 + Filter4_RegsFile : > RAMGS4, fill=0x4444 + Difference_RegsFile : >RAMGS5, fill=0x3333 + + #if defined(__TI_EABI__) + .TI.ramfunc : {} LOAD = FLASH3, + RUN = RAMLS0 | RAMLS1 | RAMLS2 |RAMLS3, + LOAD_START(RamfuncsLoadStart), + LOAD_SIZE(RamfuncsLoadSize), + LOAD_END(RamfuncsLoadEnd), + RUN_START(RamfuncsRunStart), + RUN_SIZE(RamfuncsRunSize), + RUN_END(RamfuncsRunEnd), + ALIGN(8) + #else + .TI.ramfunc : {} LOAD = FLASH3, + RUN = RAMLS0 | RAMLS1 | RAMLS2 |RAMLS3, + LOAD_START(_RamfuncsLoadStart), + LOAD_SIZE(_RamfuncsLoadSize), + LOAD_END(_RamfuncsLoadEnd), + RUN_START(_RamfuncsRunStart), + RUN_SIZE(_RamfuncsRunSize), + RUN_END(_RamfuncsRunEnd), + ALIGN(8) + #endif + +} + +/* +//=========================================================================== +// End of file. +//=========================================================================== +*/ diff --git a/i2c_ex1_master/2838x_RAM_lnk_cpu1.cmd b/i2c_ex1_master/2838x_RAM_lnk_cpu1.cmd new file mode 100644 index 0000000..3182312 --- /dev/null +++ b/i2c_ex1_master/2838x_RAM_lnk_cpu1.cmd @@ -0,0 +1,111 @@ +MEMORY +{ + /* BEGIN is used for the "boot to SARAM" bootloader mode */ + BEGIN : origin = 0x000000, length = 0x000002 + BOOT_RSVD : origin = 0x000002, length = 0x0001AF /* Part of M0, BOOT rom will use this for stack */ + RAMM0 : origin = 0x0001B1, length = 0x00024F + RAMM1 : origin = 0x000400, length = 0x0003F8 /* on-chip RAM block M1 */ +// RAMM1_RSVD : origin = 0x0007F8, length = 0x000008 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */ + RAMD0 : origin = 0x00C000, length = 0x000800 + RAMD1 : origin = 0x00C800, length = 0x000800 + RAMLS0 : origin = 0x008000, length = 0x000800 + RAMLS1 : origin = 0x008800, length = 0x000800 + RAMLS2 : origin = 0x009000, length = 0x000800 + RAMLS3 : origin = 0x009800, length = 0x000800 + RAMLS4 : origin = 0x00A000, length = 0x000800 + RAMLS5 : origin = 0x00A800, length = 0x000800 + RAMLS6 : origin = 0x00B000, length = 0x000800 + RAMLS7 : origin = 0x00B800, length = 0x000800 + RAMGS0 : origin = 0x00D000, length = 0x001000 + RAMGS1 : origin = 0x00E000, length = 0x001000 + RAMGS2 : origin = 0x00F000, length = 0x001000 + RAMGS3 : origin = 0x010000, length = 0x001000 + RAMGS4 : origin = 0x011000, length = 0x001000 + RAMGS5 : origin = 0x012000, length = 0x001000 + RAMGS6 : origin = 0x013000, length = 0x001000 + RAMGS7 : origin = 0x014000, length = 0x001000 + RAMGS8 : origin = 0x015000, length = 0x001000 + RAMGS9 : origin = 0x016000, length = 0x001000 + RAMGS10 : origin = 0x017000, length = 0x001000 + RAMGS11 : origin = 0x018000, length = 0x001000 + RAMGS12 : origin = 0x019000, length = 0x001000 + RAMGS13 : origin = 0x01A000, length = 0x001000 + RAMGS14 : origin = 0x01B000, length = 0x001000 + RAMGS15 : origin = 0x01C000, length = 0x000FF8 +// RAMGS15_RSVD : origin = 0x01CFF8, length = 0x000008 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */ + + /* Flash sectors */ + FLASH0 : origin = 0x080000, length = 0x002000 /* on-chip Flash */ + FLASH1 : origin = 0x082000, length = 0x002000 /* on-chip Flash */ + FLASH2 : origin = 0x084000, length = 0x002000 /* on-chip Flash */ + FLASH3 : origin = 0x086000, length = 0x002000 /* on-chip Flash */ + FLASH4 : origin = 0x088000, length = 0x008000 /* on-chip Flash */ + FLASH5 : origin = 0x090000, length = 0x008000 /* on-chip Flash */ + FLASH6 : origin = 0x098000, length = 0x008000 /* on-chip Flash */ + FLASH7 : origin = 0x0A0000, length = 0x008000 /* on-chip Flash */ + FLASH8 : origin = 0x0A8000, length = 0x008000 /* on-chip Flash */ + FLASH9 : origin = 0x0B0000, length = 0x008000 /* on-chip Flash */ + FLASH10 : origin = 0x0B8000, length = 0x002000 /* on-chip Flash */ + FLASH11 : origin = 0x0BA000, length = 0x002000 /* on-chip Flash */ + FLASH12 : origin = 0x0BC000, length = 0x002000 /* on-chip Flash */ + FLASH13 : origin = 0x0BE000, length = 0x002000 /* on-chip Flash */ + CPU1TOCPU2RAM : origin = 0x03A000, length = 0x000800 + CPU2TOCPU1RAM : origin = 0x03B000, length = 0x000800 + + CPUTOCMRAM : origin = 0x039000, length = 0x000800 + CMTOCPURAM : origin = 0x038000, length = 0x000800 + + CANA_MSG_RAM : origin = 0x049000, length = 0x000800 + CANB_MSG_RAM : origin = 0x04B000, length = 0x000800 + RESET : origin = 0x3FFFC0, length = 0x000002 +} + + +SECTIONS +{ + codestart : > BEGIN + .text : >> RAMD0 | RAMD1 | RAMLS0 | RAMLS1 | RAMLS2 | RAMLS3 + .cinit : > RAMM0 + .switch : > RAMM0 + .reset : > RESET, TYPE = DSECT /* not used, */ + + .stack : > RAMM1 +#if defined(__TI_EABI__) + .bss : > RAMLS5 + .bss:output : > RAMLS3 + .init_array : > RAMM0 + .const : > RAMLS5 | RAMLS6 + .data : > RAMLS5 + .sysmem : > RAMLS4 +#else + .pinit : > RAMM0 + .ebss : >> RAMLS5 | RAMLS6 + .econst : > RAMLS5 + .esysmem : > RAMLS5 +#endif + + ramgs0 : > RAMGS0, type=NOINIT + ramgs1 : > RAMGS1, type=NOINIT + + MSGRAM_CPU1_TO_CPU2 > CPU1TOCPU2RAM, type=NOINIT + MSGRAM_CPU2_TO_CPU1 > CPU2TOCPU1RAM, type=NOINIT + MSGRAM_CPU_TO_CM > CPUTOCMRAM, type=NOINIT + MSGRAM_CM_TO_CPU > CMTOCPURAM, type=NOINIT + + /* The following section definition are for SDFM examples */ + Filter_RegsFile : > RAMGS0 + Filter1_RegsFile : > RAMGS1, fill=0x1111 + Filter2_RegsFile : > RAMGS2, fill=0x2222 + Filter3_RegsFile : > RAMGS3, fill=0x3333 + Filter4_RegsFile : > RAMGS4, fill=0x4444 + Difference_RegsFile : >RAMGS5, fill=0x3333 + + .TI.ramfunc : {} > RAMM0 + +} + +/* +//=========================================================================== +// End of file. +//=========================================================================== +*/ diff --git a/i2c_ex1_master/CPU1_RAM/ccsObjs.opt b/i2c_ex1_master/CPU1_RAM/ccsObjs.opt new file mode 100644 index 0000000..47d6856 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/ccsObjs.opt @@ -0,0 +1,17 @@ +"./f2838x_codestartbranch.obj" +"./f2838x_cputimers.obj" +"./f2838x_defaultisr.obj" +"./f2838x_dma.obj" +"./f2838x_epwm.obj" +"./f2838x_globalvariabledefs.obj" +"./f2838x_gpio.obj" +"./f2838x_piectrl.obj" +"./f2838x_pievect.obj" +"./f2838x_sysctrl.obj" +"./f2838x_usdelay.obj" +"./fonts.obj" +"./i2c_ex1_master.obj" +"./i2c_oled.obj" +"../2838x_RAM_lnk_cpu1.cmd" +"../f2838x_headers_nonBIOS_cpu1.cmd" +-llibc.a diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_codestartbranch.obj b/i2c_ex1_master/CPU1_RAM/f2838x_codestartbranch.obj new file mode 100644 index 0000000..4c5531e Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_codestartbranch.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_cputimers.d b/i2c_ex1_master/CPU1_RAM/f2838x_cputimers.d new file mode 100644 index 0000000..6ccb3b9 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_cputimers.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_cputimers.obj: ../f2838x_cputimers.c +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_cputimers.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_cputimers.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_cputimers.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_cputimers.obj b/i2c_ex1_master/CPU1_RAM/f2838x_cputimers.obj new file mode 100644 index 0000000..a572a82 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_cputimers.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_defaultisr.d b/i2c_ex1_master/CPU1_RAM/f2838x_defaultisr.d new file mode 100644 index 0000000..0cf508f --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_defaultisr.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_defaultisr.obj: ../f2838x_defaultisr.c +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_defaultisr.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_defaultisr.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_defaultisr.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_defaultisr.obj b/i2c_ex1_master/CPU1_RAM/f2838x_defaultisr.obj new file mode 100644 index 0000000..1c27657 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_defaultisr.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_dma.d b/i2c_ex1_master/CPU1_RAM/f2838x_dma.d new file mode 100644 index 0000000..80ae68b --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_dma.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_dma.obj: ../f2838x_dma.c +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_dma.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_dma.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_dma.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_dma.obj b/i2c_ex1_master/CPU1_RAM/f2838x_dma.obj new file mode 100644 index 0000000..c1f29f9 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_dma.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_epwm.d b/i2c_ex1_master/CPU1_RAM/f2838x_epwm.d new file mode 100644 index 0000000..3cd4945 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_epwm.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_epwm.obj: ../f2838x_epwm.c +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_epwm.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_epwm.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_epwm.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_epwm.obj b/i2c_ex1_master/CPU1_RAM/f2838x_epwm.obj new file mode 100644 index 0000000..a50961f Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_epwm.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_globalvariabledefs.d b/i2c_ex1_master/CPU1_RAM/f2838x_globalvariabledefs.d new file mode 100644 index 0000000..9cac4c9 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_globalvariabledefs.d @@ -0,0 +1,180 @@ +# FIXED + +f2838x_globalvariabledefs.obj: ../f2838x_globalvariabledefs.c +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_globalvariabledefs.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_globalvariabledefs.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h + +../f2838x_globalvariabledefs.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_globalvariabledefs.obj b/i2c_ex1_master/CPU1_RAM/f2838x_globalvariabledefs.obj new file mode 100644 index 0000000..f29df59 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_globalvariabledefs.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_gpio.d b/i2c_ex1_master/CPU1_RAM/f2838x_gpio.d new file mode 100644 index 0000000..2d44dc4 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_gpio.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_gpio.obj: ../f2838x_gpio.c +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_gpio.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_gpio.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_gpio.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_gpio.obj b/i2c_ex1_master/CPU1_RAM/f2838x_gpio.obj new file mode 100644 index 0000000..eb42aa6 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_gpio.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_piectrl.d b/i2c_ex1_master/CPU1_RAM/f2838x_piectrl.d new file mode 100644 index 0000000..c263ee2 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_piectrl.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_piectrl.obj: ../f2838x_piectrl.c +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_piectrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_piectrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_piectrl.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_piectrl.obj b/i2c_ex1_master/CPU1_RAM/f2838x_piectrl.obj new file mode 100644 index 0000000..d92c1e9 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_piectrl.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_pievect.d b/i2c_ex1_master/CPU1_RAM/f2838x_pievect.d new file mode 100644 index 0000000..75cd49b --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_pievect.d @@ -0,0 +1,231 @@ +# FIXED + +f2838x_pievect.obj: ../f2838x_pievect.c +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_pievect.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_pievect.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../f2838x_pievect.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_pievect.obj b/i2c_ex1_master/CPU1_RAM/f2838x_pievect.obj new file mode 100644 index 0000000..1e9da97 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_pievect.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_sysctrl.d b/i2c_ex1_master/CPU1_RAM/f2838x_sysctrl.d new file mode 100644 index 0000000..a45952b --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/f2838x_sysctrl.d @@ -0,0 +1,240 @@ +# FIXED + +f2838x_sysctrl.obj: ../f2838x_sysctrl.c +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +f2838x_sysctrl.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/math.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_defs.h +f2838x_sysctrl.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_limits.h + +../f2838x_sysctrl.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/math.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_defs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_limits.h: + diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_sysctrl.obj b/i2c_ex1_master/CPU1_RAM/f2838x_sysctrl.obj new file mode 100644 index 0000000..c7fc4b8 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_sysctrl.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/f2838x_usdelay.obj b/i2c_ex1_master/CPU1_RAM/f2838x_usdelay.obj new file mode 100644 index 0000000..d7e98a1 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/f2838x_usdelay.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/fonts.d b/i2c_ex1_master/CPU1_RAM/fonts.d new file mode 100644 index 0000000..553a25f --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/fonts.d @@ -0,0 +1,24 @@ +# FIXED + +fonts.obj: ../fonts.c +fonts.obj: ../fonts.h +fonts.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/string.h +fonts.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +fonts.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +fonts.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +fonts.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/xlocale/_string.h + +../fonts.c: + +../fonts.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/string.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/xlocale/_string.h: + diff --git a/i2c_ex1_master/CPU1_RAM/fonts.obj b/i2c_ex1_master/CPU1_RAM/fonts.obj new file mode 100644 index 0000000..03c345e Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/fonts.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.d b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.d new file mode 100644 index 0000000..fb528ea --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.d @@ -0,0 +1,249 @@ +# FIXED + +i2c_ex1_master.obj: ../i2c_ex1_master.c +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f28x_project.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_typedefs.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +i2c_ex1_master.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h +i2c_ex1_master.obj: ../i2c_oled.h +i2c_ex1_master.obj: ../fonts.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/string.h +i2c_ex1_master.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/xlocale/_string.h + +../i2c_ex1_master.c: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f28x_project.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_typedefs.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + +../i2c_oled.h: + +../fonts.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/string.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/xlocale/_string.h: + diff --git a/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.map b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.map new file mode 100644 index 0000000..7be7815 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.map @@ -0,0 +1,1326 @@ +****************************************************************************** + TMS320C2000 Linker PC v22.6.0 +****************************************************************************** +>> Linked Fri Aug 9 12:18:59 2024 + +OUTPUT FILE NAME: +ENTRY POINT SYMBOL: "code_start" address: 00000000 + + +MEMORY CONFIGURATION + + name origin length used unused attr fill +---------------------- -------- --------- -------- -------- ---- -------- +PAGE 0: + BEGIN 00000000 00000002 00000002 00000000 RWIX + BOOT_RSVD 00000002 000001af 00000000 000001af RWIX + RAMM0 000001b1 0000024f 00000028 00000227 RWIX + RAMM1 00000400 000003f8 00000100 000002f8 RWIX + RAMLS0 00008000 00000800 0000059c 00000264 RWIX + RAMLS1 00008800 00000800 00000000 00000800 RWIX + RAMLS2 00009000 00000800 00000000 00000800 RWIX + RAMLS3 00009800 00000800 00000000 00000800 RWIX + RAMLS4 0000a000 00000800 00000000 00000800 RWIX + RAMLS5 0000a800 00000800 0000042e 000003d2 RWIX + RAMLS6 0000b000 00000800 00000500 00000300 RWIX + RAMLS7 0000b800 00000800 00000000 00000800 RWIX + RAMD0 0000c000 00000800 00000800 00000000 RWIX + RAMD1 0000c800 00000800 00000800 00000000 RWIX + RAMGS0 0000d000 00001000 00000000 00001000 RWIX + RAMGS1 0000e000 00001000 00000000 00001000 RWIX + RAMGS2 0000f000 00001000 00000000 00001000 RWIX + RAMGS3 00010000 00001000 00000000 00001000 RWIX + RAMGS4 00011000 00001000 00000000 00001000 RWIX + RAMGS5 00012000 00001000 00000000 00001000 RWIX + RAMGS6 00013000 00001000 00000000 00001000 RWIX + RAMGS7 00014000 00001000 00000000 00001000 RWIX + RAMGS8 00015000 00001000 00000000 00001000 RWIX + RAMGS9 00016000 00001000 00000000 00001000 RWIX + RAMGS10 00017000 00001000 00000000 00001000 RWIX + RAMGS11 00018000 00001000 00000000 00001000 RWIX + RAMGS12 00019000 00001000 00000000 00001000 RWIX + RAMGS13 0001a000 00001000 00000000 00001000 RWIX + RAMGS14 0001b000 00001000 00000000 00001000 RWIX + RAMGS15 0001c000 00000ff8 00000000 00000ff8 RWIX + CMTOCPURAM 00038000 00000800 00000000 00000800 RWIX + CPUTOCMRAM 00039000 00000800 00000000 00000800 RWIX + CPU1TOCPU2RAM 0003a000 00000800 00000000 00000800 RWIX + CPU2TOCPU1RAM 0003b000 00000800 00000000 00000800 RWIX + CANA_MSG_RAM 00049000 00000800 00000000 00000800 RWIX + CANB_MSG_RAM 0004b000 00000800 00000000 00000800 RWIX + FLASH0 00080000 00002000 00000000 00002000 RWIX + FLASH1 00082000 00002000 00000000 00002000 RWIX + FLASH2 00084000 00002000 00000000 00002000 RWIX + FLASH3 00086000 00002000 00000000 00002000 RWIX + FLASH4 00088000 00008000 00000000 00008000 RWIX + FLASH5 00090000 00008000 00000000 00008000 RWIX + FLASH6 00098000 00008000 00000000 00008000 RWIX + FLASH7 000a0000 00008000 00000000 00008000 RWIX + FLASH8 000a8000 00008000 00000000 00008000 RWIX + FLASH9 000b0000 00008000 00000000 00008000 RWIX + FLASH10 000b8000 00002000 00000000 00002000 RWIX + FLASH11 000ba000 00002000 00000000 00002000 RWIX + FLASH12 000bc000 00002000 00000000 00002000 RWIX + FLASH13 000be000 00002000 00000000 00002000 RWIX + RESET 003fffc0 00000002 00000000 00000002 RWIX + +PAGE 1: + ADCARESULT 00000b00 00000018 00000000 00000018 RWIX + ADCBRESULT 00000b20 00000018 00000000 00000018 RWIX + ADCCRESULT 00000b40 00000018 00000000 00000018 RWIX + ADCDRESULT 00000b60 00000018 00000000 00000018 RWIX + CPUTIMER0 00000c00 00000008 00000000 00000008 RWIX + CPUTIMER1 00000c08 00000008 00000000 00000008 RWIX + CPUTIMER2 00000c10 00000008 00000000 00000008 RWIX + PIECTRL 00000ce0 0000001a 0000001a 00000000 RWIX + PIEVECTTABLE 00000d00 00000200 000001c0 00000040 RWIX + DMA 00001000 00000200 00000000 00000200 RWIX + CLA1 00001400 00000080 00000000 00000080 RWIX + CLB1LOGICCFG 00003000 00000052 00000000 00000052 RWIX + CLB1LOGICCTRL 00003100 00000040 00000000 00000040 RWIX + CLB1DATAEXCH 00003180 00000080 00000000 00000080 RWIX + CLB2LOGICCFG 00003200 00000052 00000000 00000052 RWIX + CLB2LOGICCTRL 00003300 00000040 00000000 00000040 RWIX + CLB2DATAEXCH 00003380 00000080 00000000 00000080 RWIX + CLB3LOGICCFG 00003400 00000052 00000000 00000052 RWIX + CLB3LOGICCTRL 00003500 00000040 00000000 00000040 RWIX + CLB3DATAEXCH 00003580 00000080 00000000 00000080 RWIX + CLB4LOGICCFG 00003600 00000052 00000000 00000052 RWIX + CLB4LOGICCTRL 00003700 00000040 00000000 00000040 RWIX + CLB4DATAEXCH 00003780 00000080 00000000 00000080 RWIX + CLB5LOGICCFG 00003800 00000052 00000000 00000052 RWIX + CLB5LOGICCTRL 00003900 00000040 00000000 00000040 RWIX + CLB5DATAEXCH 00003980 00000080 00000000 00000080 RWIX + CLB6LOGICCFG 00003a00 00000052 00000000 00000052 RWIX + CLB6LOGICCTRL 00003b00 00000040 00000000 00000040 RWIX + CLB6DATAEXCH 00003b80 00000080 00000000 00000080 RWIX + CLB7LOGICCFG 00003c00 00000052 00000000 00000052 RWIX + CLB7LOGICCTRL 00003d00 00000040 00000000 00000040 RWIX + CLB7DATAEXCH 00003d80 00000080 00000000 00000080 RWIX + CLB8LOGICCFG 00003e00 00000052 00000000 00000052 RWIX + CLB8LOGICCTRL 00003f00 00000040 00000000 00000040 RWIX + CLB8DATAEXCH 00003f80 00000080 00000000 00000080 RWIX + EPWM1 00004000 00000100 00000000 00000100 RWIX + EPWM2 00004100 00000100 00000000 00000100 RWIX + EPWM3 00004200 00000100 00000000 00000100 RWIX + EPWM4 00004300 00000100 00000000 00000100 RWIX + EPWM5 00004400 00000100 00000000 00000100 RWIX + EPWM6 00004500 00000100 00000000 00000100 RWIX + EPWM7 00004600 00000100 00000000 00000100 RWIX + EPWM8 00004700 00000100 00000000 00000100 RWIX + EPWM9 00004800 00000100 00000000 00000100 RWIX + EPWM10 00004900 00000100 00000000 00000100 RWIX + EPWM11 00004a00 00000100 00000000 00000100 RWIX + EPWM12 00004b00 00000100 00000000 00000100 RWIX + EPWM13 00004c00 00000100 00000000 00000100 RWIX + EPWM14 00004d00 00000100 00000000 00000100 RWIX + EPWM15 00004e00 00000100 00000000 00000100 RWIX + EPWM16 00004f00 00000100 00000000 00000100 RWIX + EQEP1 00005100 00000040 00000000 00000040 RWIX + EQEP2 00005140 00000040 00000000 00000040 RWIX + EQEP3 00005180 00000040 00000000 00000040 RWIX + ECAP1 00005200 00000020 00000000 00000020 RWIX + ECAP2 00005240 00000020 00000000 00000020 RWIX + ECAP3 00005280 00000020 00000000 00000020 RWIX + ECAP4 000052c0 00000020 00000000 00000020 RWIX + ECAP5 00005300 00000020 00000000 00000020 RWIX + ECAP6 00005340 00000020 00000000 00000020 RWIX + HRCAP6 00005360 00000020 00000000 00000020 RWIX + ECAP7 00005380 00000020 00000000 00000020 RWIX + HRCAP7 000053a0 00000020 00000000 00000020 RWIX + DACA 00005c00 00000008 00000000 00000008 RWIX + DACB 00005c10 00000008 00000000 00000008 RWIX + DACC 00005c20 00000008 00000000 00000008 RWIX + CMPSS1 00005c80 00000020 00000000 00000020 RWIX + CMPSS2 00005ca0 00000020 00000000 00000020 RWIX + CMPSS3 00005cc0 00000020 00000000 00000020 RWIX + CMPSS4 00005ce0 00000020 00000000 00000020 RWIX + CMPSS5 00005d00 00000020 00000000 00000020 RWIX + CMPSS6 00005d20 00000020 00000000 00000020 RWIX + CMPSS7 00005d40 00000020 00000000 00000020 RWIX + CMPSS8 00005d60 00000020 00000000 00000020 RWIX + SDFM1 00005e00 00000080 00000000 00000080 RWIX + SDFM2 00005e80 00000080 00000000 00000080 RWIX + MCBSPA 00006000 00000024 00000000 00000024 RWIX + MCBSPB 00006040 00000024 00000000 00000024 RWIX + SPIA 00006100 00000010 00000000 00000010 RWIX + SPIB 00006110 00000010 00000000 00000010 RWIX + SPIC 00006120 00000010 00000000 00000010 RWIX + SPID 00006130 00000010 00000000 00000010 RWIX + BGCRCCPU 00006340 00000040 00000000 00000040 RWIX + BGCRCCLA1 00006380 00000040 00000000 00000040 RWIX + PMBUSA 00006400 00000020 00000000 00000020 RWIX + FSITXA 00006600 00000050 00000000 00000050 RWIX + FSIRXA 00006680 00000050 00000000 00000050 RWIX + FSITXB 00006700 00000050 00000000 00000050 RWIX + FSIRXB 00006780 00000050 00000000 00000050 RWIX + FSIRXC 00006880 00000050 00000000 00000050 RWIX + FSIRXD 00006980 00000050 00000000 00000050 RWIX + FSIRXE 00006a80 00000050 00000000 00000050 RWIX + FSIRXF 00006b80 00000050 00000000 00000050 RWIX + FSIRXG 00006c80 00000050 00000000 00000050 RWIX + FSIRXH 00006d80 00000050 00000000 00000050 RWIX + WD 00007000 0000002c 0000002b 00000001 RWIX + NMIINTRUPT 00007060 00000010 00000000 00000010 RWIX + XINT 00007070 0000000c 00000000 0000000c RWIX + SCIA 00007200 00000010 00000000 00000010 RWIX + SCIB 00007210 00000010 00000000 00000010 RWIX + SCIC 00007220 00000010 00000000 00000010 RWIX + SCID 00007230 00000010 00000000 00000010 RWIX + I2CA 00007300 00000022 00000022 00000000 RWIX + I2CB 00007340 00000022 00000000 00000022 RWIX + ADCA 00007400 00000080 00000000 00000080 RWIX + ADCB 00007480 00000080 00000000 00000080 RWIX + ADCC 00007500 00000080 00000000 00000080 RWIX + ADCD 00007580 00000080 00000000 00000080 RWIX + INPUTXBAR 00007900 00000020 00000000 00000020 RWIX + XBAR 00007920 00000020 00000000 00000020 RWIX + SYNCSOC 00007940 00000006 00000000 00000006 RWIX + CLBINPUTXBAR 00007960 00000020 00000000 00000020 RWIX + DMACLASRCSEL 00007980 0000001a 00000000 0000001a RWIX + EPWMXBAR 00007a00 00000040 00000000 00000040 RWIX + CLBXBAR 00007a40 00000040 00000000 00000040 RWIX + OUTPUTXBAR 00007a80 00000040 00000000 00000040 RWIX + CLBOUTPUTXBAR 00007bc0 00000040 00000000 00000040 RWIX + GPIOCTRL 00007c00 00000200 00000180 00000080 RWIX + GPIODATA 00007f00 00000040 00000030 00000010 RWIX + GPIODATAREAD 00007f80 00000010 00000000 00000010 RWIX + EMIF1 00047000 00000070 00000000 00000070 RWIX + EMIF2 00047800 00000070 00000000 00000070 RWIX + CANA 00048000 00000200 00000000 00000200 RWIX + CANB 0004a000 00000200 00000000 00000200 RWIX + ESCSS 00057e00 00000024 00000000 00000024 RWIX + ESCSSCONFIG 00057f00 00000016 00000000 00000016 RWIX + MCANASS 0005c400 0000002c 00000000 0000002c RWIX + MCANA 0005c600 00000100 00000000 00000100 RWIX + MCANAERR 0005c800 00000210 00000000 00000210 RWIX + CPU1TOCPU2IPC 0005ce00 00000026 00000000 00000026 RWIX + CPU1TOCMIPC 0005ce40 00000026 00000000 00000026 RWIX + DEVCFG 0005d000 000001a0 000001a0 00000000 RWIX + CLKCFG 0005d200 00000100 0000003a 000000c6 RWIX + CPUSYS 0005d300 000000a0 0000009c 00000004 RWIX + SYSSTATUS 0005d400 00000100 00000000 00000100 RWIX + SYSPERIPHAC 0005d500 00000200 00000000 00000200 RWIX + ANALOGSUBSYS 0005d700 00000100 0000003e 000000c2 RWIX + CMCONF 0005dc00 00000400 00000000 00000400 RWIX + DCC0 0005e700 00000038 0000002c 0000000c RWIX + DCC1 0005e740 00000038 0000002c 0000000c RWIX + DCC2 0005e780 00000038 0000002c 0000000c RWIX + ERADGLOBAL 0005e800 00000014 00000000 00000014 RWIX + ERADHWBP1 0005e900 00000008 00000000 00000008 RWIX + ERADHWBP2 0005e908 00000008 00000000 00000008 RWIX + ERADHWBP3 0005e910 00000008 00000000 00000008 RWIX + ERADHWBP4 0005e918 00000008 00000000 00000008 RWIX + ERADHWBP5 0005e920 00000008 00000000 00000008 RWIX + ERADHWBP6 0005e928 00000008 00000000 00000008 RWIX + ERADHWBP7 0005e930 00000008 00000000 00000008 RWIX + ERADHWBP8 0005e938 00000008 00000000 00000008 RWIX + ERADCOUNTER1 0005e980 00000010 00000000 00000010 RWIX + ERADCOUNTER2 0005e990 00000010 00000000 00000010 RWIX + ERADCOUNTER3 0005e9a0 00000010 00000000 00000010 RWIX + ERADCOUNTER4 0005e9b0 00000010 00000000 00000010 RWIX + ERADCRCGLOBAL 0005ea00 00000010 00000000 00000010 RWIX + ERADCRC1 0005ea10 00000010 00000000 00000010 RWIX + ERADCRC2 0005ea20 00000010 00000000 00000010 RWIX + ERADCRC3 0005ea30 00000010 00000000 00000010 RWIX + ERADCRC4 0005ea40 00000010 00000000 00000010 RWIX + ERADCRC5 0005ea50 00000010 00000000 00000010 RWIX + ERADCRC6 0005ea60 00000010 00000000 00000010 RWIX + ERADCRC7 0005ea70 00000010 00000000 00000010 RWIX + ERADCRC8 0005ea80 00000010 00000000 00000010 RWIX + DCSMZ1 0005f000 0000003e 00000000 0000003e RWIX + DCSMZ2 0005f080 0000003e 00000000 0000003e RWIX + DCSMCOMMON 0005f0c0 00000020 00000000 00000020 RWIX + MEMCFG 0005f400 000000c0 00000000 000000c0 RWIX + EMIF1CONFIG 0005f4c0 00000020 00000000 00000020 RWIX + EMIF2CONFIG 0005f4e0 00000020 00000000 00000020 RWIX + ACCESSPROTECTION 0005f500 00000040 00000000 00000040 RWIX + MEMORYERROR 0005f540 00000040 00000000 00000040 RWIX + ROMWAITSTATE 0005f580 00000008 00000000 00000008 RWIX + ROMPREFETCH 0005f588 00000008 00000000 00000008 RWIX + TESTERROR 0005f590 00000010 00000000 00000010 RWIX + FLASH0CTRL 0005f800 00000182 00000000 00000182 RWIX + FLASH0ECC 0005fb00 00000028 00000000 00000028 RWIX + DCSMZ1OTP 00078000 00000020 00000000 00000020 RWIX + DCSMZ2OTP 00078200 00000020 00000000 00000020 RWIX + + +SECTION ALLOCATION MAP + + output attributes/ +section page origin length input sections +-------- ---- ---------- ---------- ---------------- +codestart +* 0 00000000 00000002 + 00000000 00000002 f2838x_codestartbranch.obj (codestart) + +.cinit 0 000001b8 00000024 + 000001b8 00000008 (.cinit..data.load) [load image, compression = lzss] + 000001c0 00000006 (__TI_handler_table) + 000001c6 00000004 (.cinit..bss.load) [load image, compression = zero_init] + 000001ca 00000004 (.cinit.PieVectTableFile.load) [load image, compression = zero_init] + 000001ce 00000002 --HOLE-- [fill = 0] + 000001d0 0000000c (__TI_cinit_table) + +.reset 0 003fffc0 00000000 DSECT + +.stack 0 00000400 00000100 UNINITIALIZED + 00000400 00000100 --HOLE-- + +.bss 0 0000a800 00000424 UNINITIALIZED + 0000a800 00000400 i2c_oled.obj (.bss:SSD1306_Buffer) + 0000ac00 00000010 i2c_oled.obj (.bss:I2C_RXdata) + 0000ac10 00000010 i2c_oled.obj (.bss:I2C_TXdata) + 0000ac20 00000004 i2c_oled.obj (.bss) + +.init_array +* 0 000001b1 00000000 UNINITIALIZED + +.data 0 0000ac24 0000000a UNINITIALIZED + 0000ac24 00000006 rts2800_fpu64_eabi.lib : exit.c.obj (.data) + 0000ac2a 00000002 : _lock.c.obj (.data:_lock) + 0000ac2c 00000002 : _lock.c.obj (.data:_unlock) + +.const 0 0000b000 00000500 + 0000b000 00000340 i2c_ex1_master.obj (.const:.string:$P$T0$1) + 0000b340 000001c0 f2838x_pievect.obj (.const) + +.TI.ramfunc +* 0 000001b1 00000004 + 000001b1 00000004 f2838x_usdelay.obj (.TI.ramfunc) + +PieVectTableFile +* 1 00000d00 000001c0 UNINITIALIZED + 00000d00 000001c0 f2838x_globalvariabledefs.obj (PieVectTableFile) + +EmuKeyVar +* 1 00000d00 00000000 UNINITIALIZED + +EmuBModeVar +* 1 00000d00 00000000 UNINITIALIZED + +EmuBootPinsVar +* 1 00000d00 00000000 UNINITIALIZED + +FlashCallbackVar +* 1 00000d00 00000000 UNINITIALIZED + +FlashScalingVar +* 1 00000d00 00000000 UNINITIALIZED + +AnalogSubsysRegsFile +* 1 0005d700 0000003e UNINITIALIZED + 0005d700 0000003e f2838x_globalvariabledefs.obj (AnalogSubsysRegsFile) + +ClkCfgRegsFile +* 1 0005d200 0000003a UNINITIALIZED + 0005d200 0000003a f2838x_globalvariabledefs.obj (ClkCfgRegsFile) + +CpuSysRegsFile +* 1 0005d300 0000009c UNINITIALIZED + 0005d300 0000009c f2838x_globalvariabledefs.obj (CpuSysRegsFile) + +Dcc0RegsFile +* 1 0005e700 0000002c UNINITIALIZED + 0005e700 0000002c f2838x_globalvariabledefs.obj (Dcc0RegsFile) + +Dcc1RegsFile +* 1 0005e740 0000002c UNINITIALIZED + 0005e740 0000002c f2838x_globalvariabledefs.obj (Dcc1RegsFile) + +Dcc2RegsFile +* 1 0005e780 0000002c UNINITIALIZED + 0005e780 0000002c f2838x_globalvariabledefs.obj (Dcc2RegsFile) + +DevCfgRegsFile +* 1 0005d000 000001a0 UNINITIALIZED + 0005d000 000001a0 f2838x_globalvariabledefs.obj (DevCfgRegsFile) + +GpioCtrlRegsFile +* 1 00007c00 00000180 UNINITIALIZED + 00007c00 00000180 f2838x_globalvariabledefs.obj (GpioCtrlRegsFile) + +GpioDataRegsFile +* 1 00007f00 00000030 UNINITIALIZED + 00007f00 00000030 f2838x_globalvariabledefs.obj (GpioDataRegsFile) + +I2caRegsFile +* 1 00007300 00000022 UNINITIALIZED + 00007300 00000022 f2838x_globalvariabledefs.obj (I2caRegsFile) + +PieCtrlRegsFile +* 1 00000ce0 0000001a UNINITIALIZED + 00000ce0 0000001a f2838x_globalvariabledefs.obj (PieCtrlRegsFile) + +WdRegsFile +* 1 00007000 0000002b UNINITIALIZED + 00007000 0000002b f2838x_globalvariabledefs.obj (WdRegsFile) + +.text.1 0 00008000 0000059c + 00008000 0000000a f2838x_defaultisr.obj (.text:ECAP6_2_ISR) + 0000800a 0000000a f2838x_defaultisr.obj (.text:ECAP6_ISR) + 00008014 0000000a f2838x_defaultisr.obj (.text:ECAP7_2_ISR) + 0000801e 0000000a f2838x_defaultisr.obj (.text:ECAP7_ISR) + 00008028 0000000a f2838x_defaultisr.obj (.text:ECATRST_ISR) + 00008032 0000000a f2838x_defaultisr.obj (.text:ECATSYNC0_ISR) + 0000803c 0000000a f2838x_defaultisr.obj (.text:ECATSYNC1_ISR) + 00008046 0000000a f2838x_defaultisr.obj (.text:ECAT_ISR) + 00008050 0000000a f2838x_defaultisr.obj (.text:EMU_ISR) + 0000805a 0000000a f2838x_defaultisr.obj (.text:EPWM10_ISR) + 00008064 0000000a f2838x_defaultisr.obj (.text:EPWM10_TZ_ISR) + 0000806e 0000000a f2838x_defaultisr.obj (.text:EPWM11_ISR) + 00008078 0000000a f2838x_defaultisr.obj (.text:EPWM11_TZ_ISR) + 00008082 0000000a f2838x_defaultisr.obj (.text:EPWM12_ISR) + 0000808c 0000000a f2838x_defaultisr.obj (.text:EPWM12_TZ_ISR) + 00008096 0000000a f2838x_defaultisr.obj (.text:EPWM13_ISR) + 000080a0 0000000a f2838x_defaultisr.obj (.text:EPWM13_TZ_ISR) + 000080aa 0000000a f2838x_defaultisr.obj (.text:EPWM14_ISR) + 000080b4 0000000a f2838x_defaultisr.obj (.text:EPWM14_TZ_ISR) + 000080be 0000000a f2838x_defaultisr.obj (.text:EPWM15_ISR) + 000080c8 0000000a f2838x_defaultisr.obj (.text:EPWM15_TZ_ISR) + 000080d2 0000000a f2838x_defaultisr.obj (.text:EPWM16_ISR) + 000080dc 0000000a f2838x_defaultisr.obj (.text:EPWM16_TZ_ISR) + 000080e6 0000000a f2838x_defaultisr.obj (.text:EPWM1_ISR) + 000080f0 0000000a f2838x_defaultisr.obj (.text:EPWM1_TZ_ISR) + 000080fa 0000000a f2838x_defaultisr.obj (.text:EPWM2_ISR) + 00008104 0000000a f2838x_defaultisr.obj (.text:EPWM2_TZ_ISR) + 0000810e 0000000a f2838x_defaultisr.obj (.text:EPWM3_ISR) + 00008118 0000000a f2838x_defaultisr.obj (.text:EPWM3_TZ_ISR) + 00008122 0000000a f2838x_defaultisr.obj (.text:EPWM4_ISR) + 0000812c 0000000a f2838x_defaultisr.obj (.text:EPWM4_TZ_ISR) + 00008136 0000000a f2838x_defaultisr.obj (.text:EPWM5_ISR) + 00008140 0000000a f2838x_defaultisr.obj (.text:EPWM5_TZ_ISR) + 0000814a 0000000a f2838x_defaultisr.obj (.text:EPWM6_ISR) + 00008154 0000000a f2838x_defaultisr.obj (.text:EPWM6_TZ_ISR) + 0000815e 0000000a f2838x_defaultisr.obj (.text:EPWM7_ISR) + 00008168 0000000a f2838x_defaultisr.obj (.text:EPWM7_TZ_ISR) + 00008172 0000000a f2838x_defaultisr.obj (.text:EPWM8_ISR) + 0000817c 0000000a f2838x_defaultisr.obj (.text:EPWM8_TZ_ISR) + 00008186 0000000a f2838x_defaultisr.obj (.text:EPWM9_ISR) + 00008190 0000000a f2838x_defaultisr.obj (.text:EPWM9_TZ_ISR) + 0000819a 0000000a f2838x_defaultisr.obj (.text:EQEP1_ISR) + 000081a4 0000000a f2838x_defaultisr.obj (.text:EQEP2_ISR) + 000081ae 0000000a f2838x_defaultisr.obj (.text:EQEP3_ISR) + 000081b8 0000000a f2838x_defaultisr.obj (.text:FMC_ISR) + 000081c2 0000000a f2838x_defaultisr.obj (.text:FPU_OFLOW_ISR) + 000081cc 0000000a f2838x_defaultisr.obj (.text:FPU_UFLOW_ISR) + 000081d6 0000000a f2838x_defaultisr.obj (.text:FSIRXA1_ISR) + 000081e0 0000000a f2838x_defaultisr.obj (.text:FSIRXA2_ISR) + 000081ea 0000000a f2838x_defaultisr.obj (.text:FSIRXB1_ISR) + 000081f4 0000000a f2838x_defaultisr.obj (.text:FSIRXB2_ISR) + 000081fe 0000000a f2838x_defaultisr.obj (.text:FSIRXC1_ISR) + 00008208 0000000a f2838x_defaultisr.obj (.text:FSIRXC2_ISR) + 00008212 0000000a f2838x_defaultisr.obj (.text:FSIRXD1_ISR) + 0000821c 0000000a f2838x_defaultisr.obj (.text:FSIRXD2_ISR) + 00008226 0000000a f2838x_defaultisr.obj (.text:FSIRXE1_ISR) + 00008230 0000000a f2838x_defaultisr.obj (.text:FSIRXE2_ISR) + 0000823a 0000000a f2838x_defaultisr.obj (.text:FSIRXF1_ISR) + 00008244 0000000a f2838x_defaultisr.obj (.text:FSIRXF2_ISR) + 0000824e 0000000a f2838x_defaultisr.obj (.text:FSIRXG1_ISR) + 00008258 0000000a f2838x_defaultisr.obj (.text:FSIRXG2_ISR) + 00008262 0000000a f2838x_defaultisr.obj (.text:FSIRXH1_ISR) + 0000826c 0000000a f2838x_defaultisr.obj (.text:FSIRXH2_ISR) + 00008276 0000000a f2838x_defaultisr.obj (.text:FSITXA1_ISR) + 00008280 0000000a f2838x_defaultisr.obj (.text:FSITXA2_ISR) + 0000828a 0000000a f2838x_defaultisr.obj (.text:FSITXB1_ISR) + 00008294 0000000a f2838x_defaultisr.obj (.text:FSITXB2_ISR) + 0000829e 0000000a f2838x_defaultisr.obj (.text:I2CA_FIFO_ISR) + 000082a8 0000000a f2838x_defaultisr.obj (.text:I2CA_HIGH_ISR) + 000082b2 0000000a f2838x_defaultisr.obj (.text:I2CA_ISR) + 000082bc 0000000a f2838x_defaultisr.obj (.text:I2CB_FIFO_ISR) + 000082c6 0000000a f2838x_defaultisr.obj (.text:I2CB_ISR) + 000082d0 0000000a f2838x_defaultisr.obj (.text:ILLEGAL_ISR) + 000082da 0000000a f2838x_defaultisr.obj (.text:MCANA_0_ISR) + 000082e4 0000000a f2838x_defaultisr.obj (.text:MCANA_1_ISR) + 000082ee 0000000a f2838x_defaultisr.obj (.text:MCANA_ECC_ISR) + 000082f8 0000000a f2838x_defaultisr.obj (.text:MCANA_WAKE_ISR) + 00008302 0000000a f2838x_defaultisr.obj (.text:MCBSPA_RX_ISR) + 0000830c 0000000a f2838x_defaultisr.obj (.text:MCBSPA_TX_ISR) + 00008316 0000000a f2838x_defaultisr.obj (.text:MCBSPB_RX_ISR) + 00008320 0000000a f2838x_defaultisr.obj (.text:MCBSPB_TX_ISR) + 0000832a 0000000a f2838x_defaultisr.obj (.text:MPOST_ISR) + 00008334 0000000a f2838x_defaultisr.obj (.text:NMI_ISR) + 0000833e 0000000a f2838x_defaultisr.obj (.text:NOTUSED_ISR) + 00008348 0000000a f2838x_defaultisr.obj (.text:PIE_RESERVED_ISR) + 00008352 0000000a f2838x_defaultisr.obj (.text:PMBUSA_ISR) + 0000835c 0000000a f2838x_defaultisr.obj (.text:RTOS_ISR) + 00008366 0000000a f2838x_defaultisr.obj (.text:SCIA_RX_ISR) + 00008370 0000000a f2838x_defaultisr.obj (.text:SCIA_TX_ISR) + 0000837a 0000000a f2838x_defaultisr.obj (.text:SCIB_RX_ISR) + 00008384 0000000a f2838x_defaultisr.obj (.text:SCIB_TX_ISR) + 0000838e 0000000a f2838x_defaultisr.obj (.text:SCIC_RX_ISR) + 00008398 0000000a f2838x_defaultisr.obj (.text:SCIC_TX_ISR) + 000083a2 0000000a f2838x_defaultisr.obj (.text:SCID_RX_ISR) + 000083ac 0000000a f2838x_defaultisr.obj (.text:SCID_TX_ISR) + 000083b6 0000000a f2838x_defaultisr.obj (.text:SDFM1DR1_ISR) + 000083c0 0000000a f2838x_defaultisr.obj (.text:SDFM1DR2_ISR) + 000083ca 0000000a f2838x_defaultisr.obj (.text:SDFM1DR3_ISR) + 000083d4 0000000a f2838x_defaultisr.obj (.text:SDFM1DR4_ISR) + 000083de 0000000a f2838x_defaultisr.obj (.text:SDFM1_ISR) + 000083e8 0000000a f2838x_defaultisr.obj (.text:SDFM2DR1_ISR) + 000083f2 0000000a f2838x_defaultisr.obj (.text:SDFM2DR2_ISR) + 000083fc 0000000a f2838x_defaultisr.obj (.text:SDFM2DR3_ISR) + 00008406 0000000a f2838x_defaultisr.obj (.text:SDFM2DR4_ISR) + 00008410 0000000a f2838x_defaultisr.obj (.text:SDFM2_ISR) + 0000841a 0000000a f2838x_defaultisr.obj (.text:SPIA_RX_ISR) + 00008424 0000000a f2838x_defaultisr.obj (.text:SPIA_TX_ISR) + 0000842e 0000000a f2838x_defaultisr.obj (.text:SPIB_RX_ISR) + 00008438 0000000a f2838x_defaultisr.obj (.text:SPIB_TX_ISR) + 00008442 0000000a f2838x_defaultisr.obj (.text:SPIC_RX_ISR) + 0000844c 0000000a f2838x_defaultisr.obj (.text:SPIC_TX_ISR) + 00008456 0000000a f2838x_defaultisr.obj (.text:SPID_RX_ISR) + 00008460 0000000a f2838x_defaultisr.obj (.text:SPID_TX_ISR) + 0000846a 0000000a i2c_oled.obj (.text:SSD1306_GotoXY) + 00008474 0000000a f2838x_defaultisr.obj (.text:SYS_ERR_ISR) + 0000847e 0000000a f2838x_sysctrl.obj (.text:SysIntOsc1Sel) + 00008488 0000000a f2838x_defaultisr.obj (.text:TIMER0_ISR) + 00008492 0000000a f2838x_defaultisr.obj (.text:TIMER1_ISR) + 0000849c 0000000a f2838x_defaultisr.obj (.text:TIMER2_ISR) + 000084a6 0000000a f2838x_defaultisr.obj (.text:USBA_ISR) + 000084b0 0000000a f2838x_defaultisr.obj (.text:USER10_ISR) + 000084ba 0000000a f2838x_defaultisr.obj (.text:USER11_ISR) + 000084c4 0000000a f2838x_defaultisr.obj (.text:USER12_ISR) + 000084ce 0000000a f2838x_defaultisr.obj (.text:USER1_ISR) + 000084d8 0000000a f2838x_defaultisr.obj (.text:USER2_ISR) + 000084e2 0000000a f2838x_defaultisr.obj (.text:USER3_ISR) + 000084ec 0000000a f2838x_defaultisr.obj (.text:USER4_ISR) + 000084f6 0000000a f2838x_defaultisr.obj (.text:USER5_ISR) + 00008500 0000000a f2838x_defaultisr.obj (.text:USER6_ISR) + 0000850a 0000000a f2838x_defaultisr.obj (.text:USER7_ISR) + 00008514 0000000a f2838x_defaultisr.obj (.text:USER8_ISR) + 0000851e 0000000a f2838x_defaultisr.obj (.text:USER9_ISR) + 00008528 0000000a f2838x_defaultisr.obj (.text:WAKE_ISR) + 00008532 0000000a f2838x_defaultisr.obj (.text:XINT1_ISR) + 0000853c 0000000a f2838x_defaultisr.obj (.text:XINT2_ISR) + 00008546 0000000a f2838x_defaultisr.obj (.text:XINT3_ISR) + 00008550 0000000a f2838x_defaultisr.obj (.text:XINT4_ISR) + 0000855a 0000000a f2838x_defaultisr.obj (.text:XINT5_ISR) + 00008564 00000009 rts2800_fpu64_eabi.lib : _lock.c.obj (.text) + 0000856d 00000008 f2838x_sysctrl.obj (.text:AuxIntOsc2Sel) + 00008575 00000008 f2838x_sysctrl.obj (.text:SysIntOsc2Sel) + 0000857d 00000008 rts2800_fpu64_eabi.lib : copy_decompress_none.c.obj (.text:decompress:none) + 00008585 00000008 f2838x_codestartbranch.obj (.text) + 0000858d 00000007 rts2800_fpu64_eabi.lib : memset.c.obj (.text) + 00008594 00000006 : copy_zero_init.c.obj (.text:decompress:ZI) + 0000859a 00000002 : pre_init.c.obj (.text) + +.text.2 0 0000c000 00000800 + 0000c000 0000014f i2c_oled.obj (.text:SSD1306_Init) + 0000c14f 000000ff f2838x_gpio.obj (.text:GPIO_SetupPinMux) + 0000c24e 000000ed f2838x_gpio.obj (.text:GPIO_SetupPinOptions) + 0000c33b 000000e6 f2838x_sysctrl.obj (.text:InitSysPll) + 0000c421 000000d8 rts2800_fpu64_eabi.lib : s_ceil.c.obj (.text) + 0000c4f9 000000b7 f2838x_sysctrl.obj (.text:VerifyXTAL) + 0000c5b0 000000b5 f2838x_sysctrl.obj (.text:IsPLLValid) + 0000c665 000000b2 f2838x_sysctrl.obj (.text:InitPeripheralClocks) + 0000c717 000000ac f2838x_sysctrl.obj (.text:InitAuxPll) + 0000c7c3 0000002e i2c_oled.obj (.text:I2CWrite) + 0000c7f1 0000000f i2c_oled.obj (.text:SSD1306_Fill) + +.text.3 0 0000c800 00000800 + 0000c800 00000095 f2838x_sysctrl.obj (.text:ComputeCntrSeedValue) + 0000c895 00000088 rts2800_fpu64_eabi.lib : fs_div28.asm.obj (.text) + 0000c91d 00000061 i2c_ex1_master.obj (.text:main) + 0000c97e 00000061 i2c_oled.obj (.text:ssd1306_DrawBitmap) + 0000c9df 0000005a i2c_oled.obj (.text:SSD1306_DrawPixel) + 0000ca39 00000052 f2838x_sysctrl.obj (.text:InitSysCtrl) + 0000ca8b 00000051 f2838x_gpio.obj (.text:InitGpio) + 0000cadc 00000044 i2c_oled.obj (.text:SSD1306_UpdateScreen) + 0000cb20 0000002e rts2800_fpu64_eabi.lib : copy_decompress_lzss.c.obj (.text:decompress:lzss) + 0000cb4e 0000002b : autoinit.c.obj (.text:__TI_auto_init_nobinit_nopinit) + 0000cb79 00000029 : exit.c.obj (.text) + 0000cba2 00000026 f2838x_pievect.obj (.text:InitPieVectTable) + 0000cbc8 00000026 i2c_oled.obj (.text:SSD1306_setPosition) + 0000cbee 00000024 i2c_oled.obj (.text:I2CMaster_Init) + 0000cc12 00000023 f2838x_sysctrl.obj (.text:SysXtalOscSel) + 0000cc35 0000001f f2838x_piectrl.obj (.text:InitPieCtrl) + 0000cc54 0000001d rts2800_fpu64_eabi.lib : memcpy.c.obj (.text) + 0000cc71 0000001b f2838x_sysctrl.obj (.text:PollX1Counter) + 0000cc8c 00000019 f2838x_gpio.obj (.text:GPIO_EnableUnbondedIOPullupsFor176Pin) + 0000cca5 00000019 rts2800_fpu64_eabi.lib : boot28.asm.obj (.text) + 0000ccbe 00000018 : ll_aox28.asm.obj (.text) + 0000ccd6 00000016 f2838x_sysctrl.obj (.text:SysXtalOscSESel) + 0000ccec 00000011 f2838x_sysctrl.obj (.text:AuxXtalOscSESel) + 0000ccfd 00000011 f2838x_sysctrl.obj (.text:AuxXtalOscSel) + 0000cd0e 0000000e f2838x_sysctrl.obj (.text:DisableDog) + 0000cd1c 0000000e f2838x_gpio.obj (.text:GPIO_EnableUnbondedIOPullups) + 0000cd2a 0000000d f2838x_defaultisr.obj (.text:EMPTY_ISR) + 0000cd37 0000000c rts2800_fpu64_eabi.lib : args_main.c.obj (.text) + 0000cd43 0000000a f2838x_defaultisr.obj (.text:ADCA1_ISR) + 0000cd4d 0000000a f2838x_defaultisr.obj (.text:ADCA2_ISR) + 0000cd57 0000000a f2838x_defaultisr.obj (.text:ADCA3_ISR) + 0000cd61 0000000a f2838x_defaultisr.obj (.text:ADCA4_ISR) + 0000cd6b 0000000a f2838x_defaultisr.obj (.text:ADCA_EVT_ISR) + 0000cd75 0000000a f2838x_defaultisr.obj (.text:ADCB1_ISR) + 0000cd7f 0000000a f2838x_defaultisr.obj (.text:ADCB2_ISR) + 0000cd89 0000000a f2838x_defaultisr.obj (.text:ADCB3_ISR) + 0000cd93 0000000a f2838x_defaultisr.obj (.text:ADCB4_ISR) + 0000cd9d 0000000a f2838x_defaultisr.obj (.text:ADCB_EVT_ISR) + 0000cda7 0000000a f2838x_defaultisr.obj (.text:ADCC1_ISR) + 0000cdb1 0000000a f2838x_defaultisr.obj (.text:ADCC2_ISR) + 0000cdbb 0000000a f2838x_defaultisr.obj (.text:ADCC3_ISR) + 0000cdc5 0000000a f2838x_defaultisr.obj (.text:ADCC4_ISR) + 0000cdcf 0000000a f2838x_defaultisr.obj (.text:ADCC_EVT_ISR) + 0000cdd9 0000000a f2838x_defaultisr.obj (.text:ADCD1_ISR) + 0000cde3 0000000a f2838x_defaultisr.obj (.text:ADCD2_ISR) + 0000cded 0000000a f2838x_defaultisr.obj (.text:ADCD3_ISR) + 0000cdf7 0000000a f2838x_defaultisr.obj (.text:ADCD4_ISR) + 0000ce01 0000000a f2838x_defaultisr.obj (.text:ADCD_EVT_ISR) + 0000ce0b 0000000a f2838x_sysctrl.obj (.text:AuxAuxClkSel) + 0000ce15 0000000a f2838x_defaultisr.obj (.text:CANA0_ISR) + 0000ce1f 0000000a f2838x_defaultisr.obj (.text:CANA1_ISR) + 0000ce29 0000000a f2838x_defaultisr.obj (.text:CANB0_ISR) + 0000ce33 0000000a f2838x_defaultisr.obj (.text:CANB1_ISR) + 0000ce3d 0000000a f2838x_defaultisr.obj (.text:CIPC0_ISR) + 0000ce47 0000000a f2838x_defaultisr.obj (.text:CIPC1_ISR) + 0000ce51 0000000a f2838x_defaultisr.obj (.text:CIPC2_ISR) + 0000ce5b 0000000a f2838x_defaultisr.obj (.text:CIPC3_ISR) + 0000ce65 0000000a f2838x_defaultisr.obj (.text:CLA1CRC_ISR) + 0000ce6f 0000000a f2838x_defaultisr.obj (.text:CLA1_1_ISR) + 0000ce79 0000000a f2838x_defaultisr.obj (.text:CLA1_2_ISR) + 0000ce83 0000000a f2838x_defaultisr.obj (.text:CLA1_3_ISR) + 0000ce8d 0000000a f2838x_defaultisr.obj (.text:CLA1_4_ISR) + 0000ce97 0000000a f2838x_defaultisr.obj (.text:CLA1_5_ISR) + 0000cea1 0000000a f2838x_defaultisr.obj (.text:CLA1_6_ISR) + 0000ceab 0000000a f2838x_defaultisr.obj (.text:CLA1_7_ISR) + 0000ceb5 0000000a f2838x_defaultisr.obj (.text:CLA1_8_ISR) + 0000cebf 0000000a f2838x_defaultisr.obj (.text:CLA_OVERFLOW_ISR) + 0000cec9 0000000a f2838x_defaultisr.obj (.text:CLA_UNDERFLOW_ISR) + 0000ced3 0000000a f2838x_defaultisr.obj (.text:CLB1_ISR) + 0000cedd 0000000a f2838x_defaultisr.obj (.text:CLB2_ISR) + 0000cee7 0000000a f2838x_defaultisr.obj (.text:CLB3_ISR) + 0000cef1 0000000a f2838x_defaultisr.obj (.text:CLB4_ISR) + 0000cefb 0000000a f2838x_defaultisr.obj (.text:CLB5_ISR) + 0000cf05 0000000a f2838x_defaultisr.obj (.text:CLB6_ISR) + 0000cf0f 0000000a f2838x_defaultisr.obj (.text:CLB7_ISR) + 0000cf19 0000000a f2838x_defaultisr.obj (.text:CLB8_ISR) + 0000cf23 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC0_ISR) + 0000cf2d 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC1_ISR) + 0000cf37 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC2_ISR) + 0000cf41 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC3_ISR) + 0000cf4b 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC4_ISR) + 0000cf55 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC5_ISR) + 0000cf5f 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC6_ISR) + 0000cf69 0000000a f2838x_defaultisr.obj (.text:CMTOCPUXIPC7_ISR) + 0000cf73 0000000a f2838x_defaultisr.obj (.text:CM_STATUS_ISR) + 0000cf7d 0000000a f2838x_defaultisr.obj (.text:CPUCRC_ISR) + 0000cf87 0000000a f2838x_defaultisr.obj (.text:DATALOG_ISR) + 0000cf91 0000000a f2838x_defaultisr.obj (.text:DMA_CH1_ISR) + 0000cf9b 0000000a f2838x_defaultisr.obj (.text:DMA_CH2_ISR) + 0000cfa5 0000000a f2838x_defaultisr.obj (.text:DMA_CH3_ISR) + 0000cfaf 0000000a f2838x_defaultisr.obj (.text:DMA_CH4_ISR) + 0000cfb9 0000000a f2838x_defaultisr.obj (.text:DMA_CH5_ISR) + 0000cfc3 0000000a f2838x_defaultisr.obj (.text:DMA_CH6_ISR) + 0000cfcd 0000000a f2838x_defaultisr.obj (.text:ECAP1_ISR) + 0000cfd7 0000000a f2838x_defaultisr.obj (.text:ECAP2_ISR) + 0000cfe1 0000000a f2838x_defaultisr.obj (.text:ECAP3_ISR) + 0000cfeb 0000000a f2838x_defaultisr.obj (.text:ECAP4_ISR) + 0000cff5 0000000a f2838x_defaultisr.obj (.text:ECAP5_ISR) + 0000cfff 00000001 rts2800_fpu64_eabi.lib : startup.c.obj (.text) + +MODULE SUMMARY + + Module code ro data rw data + ------ ---- ------- ------- + .\ + f2838x_defaultisr.obj 2063 0 0 + f2838x_globalvariabledefs.obj 0 0 1807 + i2c_oled.obj 735 0 1060 + f2838x_sysctrl.obj 1343 0 0 + i2c_ex1_master.obj 97 832 0 + f2838x_gpio.obj 612 0 0 + f2838x_pievect.obj 38 448 0 + f2838x_piectrl.obj 31 0 0 + f2838x_codestartbranch.obj 10 0 0 + f2838x_usdelay.obj 4 0 0 + +--+-------------------------------+------+---------+---------+ + Total: 4933 1280 2867 + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\rts2800_fpu64_eabi.lib + s_ceil.c.obj 216 0 0 + fs_div28.asm.obj 136 0 0 + exit.c.obj 41 0 6 + copy_decompress_lzss.c.obj 46 0 0 + autoinit.c.obj 43 0 0 + memcpy.c.obj 29 0 0 + boot28.asm.obj 25 0 0 + ll_aox28.asm.obj 24 0 0 + _lock.c.obj 9 0 4 + args_main.c.obj 12 0 0 + copy_decompress_none.c.obj 8 0 0 + memset.c.obj 7 0 0 + copy_zero_init.c.obj 6 0 0 + pre_init.c.obj 2 0 0 + startup.c.obj 1 0 0 + +--+-------------------------------+------+---------+---------+ + Total: 605 0 10 + + Stack: 0 0 256 + Linker Generated: 0 34 0 + +--+-------------------------------+------+---------+---------+ + Grand Total: 5538 1314 3133 + + +LINKER GENERATED COPY TABLES + +__TI_cinit_table @ 000001d0 records: 3, size/record: 4, table size: 12 + .data: load addr=000001b8, load size=00000008 bytes, run addr=0000ac24, run size=0000000a bytes, compression=lzss + .bss: load addr=000001c6, load size=00000004 bytes, run addr=0000a800, run size=00000424 bytes, compression=zero_init + PieVectTableFile: load addr=000001ca, load size=00000004 bytes, run addr=00000d00, run size=000001c0 bytes, compression=zero_init + + +LINKER GENERATED HANDLER TABLE + +__TI_handler_table @ 000001c0 records: 3, size/record: 2, table size: 6 + index: 0, handler: __TI_zero_init + index: 1, handler: __TI_decompress_lzss + index: 2, handler: __TI_decompress_none + + +GLOBAL DATA SYMBOLS: SORTED BY DATA PAGE + +address data page name +-------- ---------------- ---- +00000400 10 (00000400) __stack + +00000ce0 33 (00000cc0) PieCtrlRegs + +00000d00 34 (00000d00) PieVectTable + +00007000 1c0 (00007000) WdRegs + +00007300 1cc (00007300) I2caRegs + +00007c00 1f0 (00007c00) GpioCtrlRegs + +00007f00 1fc (00007f00) GpioDataRegs + +0000ac00 2b0 (0000ac00) I2C_RXdata +0000ac10 2b0 (0000ac00) I2C_TXdata +0000ac24 2b0 (0000ac00) __TI_enable_exit_profile_output +0000ac26 2b0 (0000ac00) __TI_cleanup_ptr +0000ac28 2b0 (0000ac00) __TI_dtors_ptr +0000ac2a 2b0 (0000ac00) _lock +0000ac2c 2b0 (0000ac00) _unlock + +0000b340 2cd (0000b340) PieVectTableInit + +0005d000 1740 (0005d000) DevCfgRegs + +0005d200 1748 (0005d200) ClkCfgRegs + +0005d300 174c (0005d300) CpuSysRegs + +0005d700 175c (0005d700) AnalogSubsysRegs + +0005e700 179c (0005e700) Dcc0Regs + +0005e740 179d (0005e740) Dcc1Regs + +0005e780 179e (0005e780) Dcc2Regs + + +GLOBAL SYMBOLS: SORTED ALPHABETICALLY BY Name + +page address name +---- ------- ---- +0 0000cd43 ADCA1_ISR +0 0000cd4d ADCA2_ISR +0 0000cd57 ADCA3_ISR +0 0000cd61 ADCA4_ISR +0 0000cd6b ADCA_EVT_ISR +0 0000cd75 ADCB1_ISR +0 0000cd7f ADCB2_ISR +0 0000cd89 ADCB3_ISR +0 0000cd93 ADCB4_ISR +0 0000cd9d ADCB_EVT_ISR +0 0000cda7 ADCC1_ISR +0 0000cdb1 ADCC2_ISR +0 0000cdbb ADCC3_ISR +0 0000cdc5 ADCC4_ISR +0 0000cdcf ADCC_EVT_ISR +0 0000cdd9 ADCD1_ISR +0 0000cde3 ADCD2_ISR +0 0000cded ADCD3_ISR +0 0000cdf7 ADCD4_ISR +0 0000ce01 ADCD_EVT_ISR +1 0005d700 AnalogSubsysRegs +0 0000ce0b AuxAuxClkSel +0 0000856d AuxIntOsc2Sel +0 0000ccec AuxXtalOscSESel +0 0000ccfd AuxXtalOscSel +0 0000cb79 C$$EXIT +0 0000ce15 CANA0_ISR +0 0000ce1f CANA1_ISR +0 0000ce29 CANB0_ISR +0 0000ce33 CANB1_ISR +0 0000ce3d CIPC0_ISR +0 0000ce47 CIPC1_ISR +0 0000ce51 CIPC2_ISR +0 0000ce5b CIPC3_ISR +0 0000ce65 CLA1CRC_ISR +0 0000ce6f CLA1_1_ISR +0 0000ce79 CLA1_2_ISR +0 0000ce83 CLA1_3_ISR +0 0000ce8d CLA1_4_ISR +0 0000ce97 CLA1_5_ISR +0 0000cea1 CLA1_6_ISR +0 0000ceab CLA1_7_ISR +0 0000ceb5 CLA1_8_ISR +0 0000cebf CLA_OVERFLOW_ISR +0 0000cec9 CLA_UNDERFLOW_ISR +0 0000ced3 CLB1_ISR +0 0000cedd CLB2_ISR +0 0000cee7 CLB3_ISR +0 0000cef1 CLB4_ISR +0 0000cefb CLB5_ISR +0 0000cf05 CLB6_ISR +0 0000cf0f CLB7_ISR +0 0000cf19 CLB8_ISR +0 0000cf23 CMTOCPUXIPC0_ISR +0 0000cf2d CMTOCPUXIPC1_ISR +0 0000cf37 CMTOCPUXIPC2_ISR +0 0000cf41 CMTOCPUXIPC3_ISR +0 0000cf4b CMTOCPUXIPC4_ISR +0 0000cf55 CMTOCPUXIPC5_ISR +0 0000cf5f CMTOCPUXIPC6_ISR +0 0000cf69 CMTOCPUXIPC7_ISR +0 0000cf73 CM_STATUS_ISR +0 0000cf7d CPUCRC_ISR +1 0005d200 ClkCfgRegs +0 0000c800 ComputeCntrSeedValue +1 0005d300 CpuSysRegs +0 0000cf87 DATALOG_ISR +0 0000cf91 DMA_CH1_ISR +0 0000cf9b DMA_CH2_ISR +0 0000cfa5 DMA_CH3_ISR +0 0000cfaf DMA_CH4_ISR +0 0000cfb9 DMA_CH5_ISR +0 0000cfc3 DMA_CH6_ISR +1 0005e700 Dcc0Regs +1 0005e740 Dcc1Regs +1 0005e780 Dcc2Regs +1 0005d000 DevCfgRegs +0 0000cd0e DisableDog +0 0000cfcd ECAP1_ISR +0 0000cfd7 ECAP2_ISR +0 0000cfe1 ECAP3_ISR +0 0000cfeb ECAP4_ISR +0 0000cff5 ECAP5_ISR +0 00008000 ECAP6_2_ISR +0 0000800a ECAP6_ISR +0 00008014 ECAP7_2_ISR +0 0000801e ECAP7_ISR +0 00008028 ECATRST_ISR +0 00008032 ECATSYNC0_ISR +0 0000803c ECATSYNC1_ISR +0 00008046 ECAT_ISR +0 0000cd2a EMPTY_ISR +0 00008050 EMU_ISR +0 0000805a EPWM10_ISR +0 00008064 EPWM10_TZ_ISR +0 0000806e EPWM11_ISR +0 00008078 EPWM11_TZ_ISR +0 00008082 EPWM12_ISR +0 0000808c EPWM12_TZ_ISR +0 00008096 EPWM13_ISR +0 000080a0 EPWM13_TZ_ISR +0 000080aa EPWM14_ISR +0 000080b4 EPWM14_TZ_ISR +0 000080be EPWM15_ISR +0 000080c8 EPWM15_TZ_ISR +0 000080d2 EPWM16_ISR +0 000080dc EPWM16_TZ_ISR +0 000080e6 EPWM1_ISR +0 000080f0 EPWM1_TZ_ISR +0 000080fa EPWM2_ISR +0 00008104 EPWM2_TZ_ISR +0 0000810e EPWM3_ISR +0 00008118 EPWM3_TZ_ISR +0 00008122 EPWM4_ISR +0 0000812c EPWM4_TZ_ISR +0 00008136 EPWM5_ISR +0 00008140 EPWM5_TZ_ISR +0 0000814a EPWM6_ISR +0 00008154 EPWM6_TZ_ISR +0 0000815e EPWM7_ISR +0 00008168 EPWM7_TZ_ISR +0 00008172 EPWM8_ISR +0 0000817c EPWM8_TZ_ISR +0 00008186 EPWM9_ISR +0 00008190 EPWM9_TZ_ISR +0 0000819a EQEP1_ISR +0 000081a4 EQEP2_ISR +0 000081ae EQEP3_ISR +0 000001b1 F28x_usDelay +0 000081b8 FMC_ISR +0 000081c2 FPU_OFLOW_ISR +0 000081cc FPU_UFLOW_ISR +0 000081d6 FSIRXA1_ISR +0 000081e0 FSIRXA2_ISR +0 000081ea FSIRXB1_ISR +0 000081f4 FSIRXB2_ISR +0 000081fe FSIRXC1_ISR +0 00008208 FSIRXC2_ISR +0 00008212 FSIRXD1_ISR +0 0000821c FSIRXD2_ISR +0 00008226 FSIRXE1_ISR +0 00008230 FSIRXE2_ISR +0 0000823a FSIRXF1_ISR +0 00008244 FSIRXF2_ISR +0 0000824e FSIRXG1_ISR +0 00008258 FSIRXG2_ISR +0 00008262 FSIRXH1_ISR +0 0000826c FSIRXH2_ISR +0 00008276 FSITXA1_ISR +0 00008280 FSITXA2_ISR +0 0000828a FSITXB1_ISR +0 00008294 FSITXB2_ISR +0 0000cd1c GPIO_EnableUnbondedIOPullups +0 0000cc8c GPIO_EnableUnbondedIOPullupsFor176Pin +0 0000c14f GPIO_SetupPinMux +0 0000c24e GPIO_SetupPinOptions +1 00007c00 GpioCtrlRegs +1 00007f00 GpioDataRegs +0 0000829e I2CA_FIFO_ISR +0 000082a8 I2CA_HIGH_ISR +0 000082b2 I2CA_ISR +0 000082bc I2CB_FIFO_ISR +0 000082c6 I2CB_ISR +0 0000cbee I2CMaster_Init +0 0000c7c3 I2CWrite +0 0000ac00 I2C_RXdata +0 0000ac10 I2C_TXdata +1 00007300 I2caRegs +0 000082d0 ILLEGAL_ISR +0 0000c717 InitAuxPll +0 0000ca8b InitGpio +0 0000c665 InitPeripheralClocks +0 0000cc35 InitPieCtrl +0 0000cba2 InitPieVectTable +0 0000ca39 InitSysCtrl +0 0000c33b InitSysPll +0 0000c5b0 IsPLLValid +0 000082da MCANA_0_ISR +0 000082e4 MCANA_1_ISR +0 000082ee MCANA_ECC_ISR +0 000082f8 MCANA_WAKE_ISR +0 00008302 MCBSPA_RX_ISR +0 0000830c MCBSPA_TX_ISR +0 00008316 MCBSPB_RX_ISR +0 00008320 MCBSPB_TX_ISR +0 0000832a MPOST_ISR +0 00008334 NMI_ISR +0 0000833e NOTUSED_ISR +0 00008348 PIE_RESERVED_ISR +0 00008352 PMBUSA_ISR +1 00000ce0 PieCtrlRegs +1 00000d00 PieVectTable +0 0000b340 PieVectTableInit +0 0000835c RTOS_ISR +0 00008366 SCIA_RX_ISR +0 00008370 SCIA_TX_ISR +0 0000837a SCIB_RX_ISR +0 00008384 SCIB_TX_ISR +0 0000838e SCIC_RX_ISR +0 00008398 SCIC_TX_ISR +0 000083a2 SCID_RX_ISR +0 000083ac SCID_TX_ISR +0 000083b6 SDFM1DR1_ISR +0 000083c0 SDFM1DR2_ISR +0 000083ca SDFM1DR3_ISR +0 000083d4 SDFM1DR4_ISR +0 000083de SDFM1_ISR +0 000083e8 SDFM2DR1_ISR +0 000083f2 SDFM2DR2_ISR +0 000083fc SDFM2DR3_ISR +0 00008406 SDFM2DR4_ISR +0 00008410 SDFM2_ISR +0 0000841a SPIA_RX_ISR +0 00008424 SPIA_TX_ISR +0 0000842e SPIB_RX_ISR +0 00008438 SPIB_TX_ISR +0 00008442 SPIC_RX_ISR +0 0000844c SPIC_TX_ISR +0 00008456 SPID_RX_ISR +0 00008460 SPID_TX_ISR +0 0000c9df SSD1306_DrawPixel +0 0000c7f1 SSD1306_Fill +0 0000846a SSD1306_GotoXY +0 0000c000 SSD1306_Init +0 0000cadc SSD1306_UpdateScreen +0 0000cbc8 SSD1306_setPosition +0 00008474 SYS_ERR_ISR +0 0000847e SysIntOsc1Sel +0 00008575 SysIntOsc2Sel +0 0000ccd6 SysXtalOscSESel +0 0000cc12 SysXtalOscSel +0 00008488 TIMER0_ISR +0 00008492 TIMER1_ISR +0 0000849c TIMER2_ISR +0 000084a6 USBA_ISR +0 000084b0 USER10_ISR +0 000084ba USER11_ISR +0 000084c4 USER12_ISR +0 000084ce USER1_ISR +0 000084d8 USER2_ISR +0 000084e2 USER3_ISR +0 000084ec USER4_ISR +0 000084f6 USER5_ISR +0 00008500 USER6_ISR +0 0000850a USER7_ISR +0 00008514 USER8_ISR +0 0000851e USER9_ISR +0 0000c4f9 VerifyXTAL +0 00008528 WAKE_ISR +1 00007000 WdRegs +0 00008532 XINT1_ISR +0 0000853c XINT2_ISR +0 00008546 XINT3_ISR +0 00008550 XINT4_ISR +0 0000855a XINT5_ISR +0 000001d0 __TI_CINIT_Base +0 000001dc __TI_CINIT_Limit +0 000001dc __TI_CINIT_Warm +0 000001c0 __TI_Handler_Table_Base +0 000001c6 __TI_Handler_Table_Limit +0 00000500 __TI_STACK_END +abs 00000100 __TI_STACK_SIZE +0 0000cb4e __TI_auto_init_nobinit_nopinit +0 0000ac26 __TI_cleanup_ptr +0 0000cb20 __TI_decompress_lzss +0 0000857d __TI_decompress_none +0 0000ac28 __TI_dtors_ptr +0 0000ac24 __TI_enable_exit_profile_output +abs ffffffff __TI_pprof_out_hndl +abs ffffffff __TI_prof_data_size +abs ffffffff __TI_prof_data_start +0 00008594 __TI_zero_init +0 0000ccbe __c28xabi_andll +0 0000c895 __c28xabi_divf +0 0000ccc6 __c28xabi_orll +0 0000ccce __c28xabi_xorll +n/a UNDEFED __c_args__ +0 00000400 __stack +0 0000cd37 _args_main +0 0000cca5 _c_int00 +0 0000ac2a _lock +0 0000856c _nop +0 00008568 _register_lock +0 00008564 _register_unlock +0 0000cfff _system_post_cinit +0 0000859a _system_pre_init +0 0000ac2c _unlock +0 0000cb79 abort +0 0000c421 ceil +0 0000c421 ceill +0 00000000 code_start +0 0000cb7b exit +0 0000c91d main +0 0000cc54 memcpy +0 0000858d memset +0 0000c97e ssd1306_DrawBitmap + + +GLOBAL SYMBOLS: SORTED BY Symbol Address + +page address name +---- ------- ---- +0 00000000 code_start +0 000001b1 F28x_usDelay +0 000001c0 __TI_Handler_Table_Base +0 000001c6 __TI_Handler_Table_Limit +0 000001d0 __TI_CINIT_Base +0 000001dc __TI_CINIT_Limit +0 000001dc __TI_CINIT_Warm +0 00000400 __stack +0 00000500 __TI_STACK_END +0 00008000 ECAP6_2_ISR +0 0000800a ECAP6_ISR +0 00008014 ECAP7_2_ISR +0 0000801e ECAP7_ISR +0 00008028 ECATRST_ISR +0 00008032 ECATSYNC0_ISR +0 0000803c ECATSYNC1_ISR +0 00008046 ECAT_ISR +0 00008050 EMU_ISR +0 0000805a EPWM10_ISR +0 00008064 EPWM10_TZ_ISR +0 0000806e EPWM11_ISR +0 00008078 EPWM11_TZ_ISR +0 00008082 EPWM12_ISR +0 0000808c EPWM12_TZ_ISR +0 00008096 EPWM13_ISR +0 000080a0 EPWM13_TZ_ISR +0 000080aa EPWM14_ISR +0 000080b4 EPWM14_TZ_ISR +0 000080be EPWM15_ISR +0 000080c8 EPWM15_TZ_ISR +0 000080d2 EPWM16_ISR +0 000080dc EPWM16_TZ_ISR +0 000080e6 EPWM1_ISR +0 000080f0 EPWM1_TZ_ISR +0 000080fa EPWM2_ISR +0 00008104 EPWM2_TZ_ISR +0 0000810e EPWM3_ISR +0 00008118 EPWM3_TZ_ISR +0 00008122 EPWM4_ISR +0 0000812c EPWM4_TZ_ISR +0 00008136 EPWM5_ISR +0 00008140 EPWM5_TZ_ISR +0 0000814a EPWM6_ISR +0 00008154 EPWM6_TZ_ISR +0 0000815e EPWM7_ISR +0 00008168 EPWM7_TZ_ISR +0 00008172 EPWM8_ISR +0 0000817c EPWM8_TZ_ISR +0 00008186 EPWM9_ISR +0 00008190 EPWM9_TZ_ISR +0 0000819a EQEP1_ISR +0 000081a4 EQEP2_ISR +0 000081ae EQEP3_ISR +0 000081b8 FMC_ISR +0 000081c2 FPU_OFLOW_ISR +0 000081cc FPU_UFLOW_ISR +0 000081d6 FSIRXA1_ISR +0 000081e0 FSIRXA2_ISR +0 000081ea FSIRXB1_ISR +0 000081f4 FSIRXB2_ISR +0 000081fe FSIRXC1_ISR +0 00008208 FSIRXC2_ISR +0 00008212 FSIRXD1_ISR +0 0000821c FSIRXD2_ISR +0 00008226 FSIRXE1_ISR +0 00008230 FSIRXE2_ISR +0 0000823a FSIRXF1_ISR +0 00008244 FSIRXF2_ISR +0 0000824e FSIRXG1_ISR +0 00008258 FSIRXG2_ISR +0 00008262 FSIRXH1_ISR +0 0000826c FSIRXH2_ISR +0 00008276 FSITXA1_ISR +0 00008280 FSITXA2_ISR +0 0000828a FSITXB1_ISR +0 00008294 FSITXB2_ISR +0 0000829e I2CA_FIFO_ISR +0 000082a8 I2CA_HIGH_ISR +0 000082b2 I2CA_ISR +0 000082bc I2CB_FIFO_ISR +0 000082c6 I2CB_ISR +0 000082d0 ILLEGAL_ISR +0 000082da MCANA_0_ISR +0 000082e4 MCANA_1_ISR +0 000082ee MCANA_ECC_ISR +0 000082f8 MCANA_WAKE_ISR +0 00008302 MCBSPA_RX_ISR +0 0000830c MCBSPA_TX_ISR +0 00008316 MCBSPB_RX_ISR +0 00008320 MCBSPB_TX_ISR +0 0000832a MPOST_ISR +0 00008334 NMI_ISR +0 0000833e NOTUSED_ISR +0 00008348 PIE_RESERVED_ISR +0 00008352 PMBUSA_ISR +0 0000835c RTOS_ISR +0 00008366 SCIA_RX_ISR +0 00008370 SCIA_TX_ISR +0 0000837a SCIB_RX_ISR +0 00008384 SCIB_TX_ISR +0 0000838e SCIC_RX_ISR +0 00008398 SCIC_TX_ISR +0 000083a2 SCID_RX_ISR +0 000083ac SCID_TX_ISR +0 000083b6 SDFM1DR1_ISR +0 000083c0 SDFM1DR2_ISR +0 000083ca SDFM1DR3_ISR +0 000083d4 SDFM1DR4_ISR +0 000083de SDFM1_ISR +0 000083e8 SDFM2DR1_ISR +0 000083f2 SDFM2DR2_ISR +0 000083fc SDFM2DR3_ISR +0 00008406 SDFM2DR4_ISR +0 00008410 SDFM2_ISR +0 0000841a SPIA_RX_ISR +0 00008424 SPIA_TX_ISR +0 0000842e SPIB_RX_ISR +0 00008438 SPIB_TX_ISR +0 00008442 SPIC_RX_ISR +0 0000844c SPIC_TX_ISR +0 00008456 SPID_RX_ISR +0 00008460 SPID_TX_ISR +0 0000846a SSD1306_GotoXY +0 00008474 SYS_ERR_ISR +0 0000847e SysIntOsc1Sel +0 00008488 TIMER0_ISR +0 00008492 TIMER1_ISR +0 0000849c TIMER2_ISR +0 000084a6 USBA_ISR +0 000084b0 USER10_ISR +0 000084ba USER11_ISR +0 000084c4 USER12_ISR +0 000084ce USER1_ISR +0 000084d8 USER2_ISR +0 000084e2 USER3_ISR +0 000084ec USER4_ISR +0 000084f6 USER5_ISR +0 00008500 USER6_ISR +0 0000850a USER7_ISR +0 00008514 USER8_ISR +0 0000851e USER9_ISR +0 00008528 WAKE_ISR +0 00008532 XINT1_ISR +0 0000853c XINT2_ISR +0 00008546 XINT3_ISR +0 00008550 XINT4_ISR +0 0000855a XINT5_ISR +0 00008564 _register_unlock +0 00008568 _register_lock +0 0000856c _nop +0 0000856d AuxIntOsc2Sel +0 00008575 SysIntOsc2Sel +0 0000857d __TI_decompress_none +0 0000858d memset +0 00008594 __TI_zero_init +0 0000859a _system_pre_init +0 0000ac00 I2C_RXdata +0 0000ac10 I2C_TXdata +0 0000ac24 __TI_enable_exit_profile_output +0 0000ac26 __TI_cleanup_ptr +0 0000ac28 __TI_dtors_ptr +0 0000ac2a _lock +0 0000ac2c _unlock +0 0000b340 PieVectTableInit +0 0000c000 SSD1306_Init +0 0000c14f GPIO_SetupPinMux +0 0000c24e GPIO_SetupPinOptions +0 0000c33b InitSysPll +0 0000c421 ceil +0 0000c421 ceill +0 0000c4f9 VerifyXTAL +0 0000c5b0 IsPLLValid +0 0000c665 InitPeripheralClocks +0 0000c717 InitAuxPll +0 0000c7c3 I2CWrite +0 0000c7f1 SSD1306_Fill +0 0000c800 ComputeCntrSeedValue +0 0000c895 __c28xabi_divf +0 0000c91d main +0 0000c97e ssd1306_DrawBitmap +0 0000c9df SSD1306_DrawPixel +0 0000ca39 InitSysCtrl +0 0000ca8b InitGpio +0 0000cadc SSD1306_UpdateScreen +0 0000cb20 __TI_decompress_lzss +0 0000cb4e __TI_auto_init_nobinit_nopinit +0 0000cb79 C$$EXIT +0 0000cb79 abort +0 0000cb7b exit +0 0000cba2 InitPieVectTable +0 0000cbc8 SSD1306_setPosition +0 0000cbee I2CMaster_Init +0 0000cc12 SysXtalOscSel +0 0000cc35 InitPieCtrl +0 0000cc54 memcpy +0 0000cc8c GPIO_EnableUnbondedIOPullupsFor176Pin +0 0000cca5 _c_int00 +0 0000ccbe __c28xabi_andll +0 0000ccc6 __c28xabi_orll +0 0000ccce __c28xabi_xorll +0 0000ccd6 SysXtalOscSESel +0 0000ccec AuxXtalOscSESel +0 0000ccfd AuxXtalOscSel +0 0000cd0e DisableDog +0 0000cd1c GPIO_EnableUnbondedIOPullups +0 0000cd2a EMPTY_ISR +0 0000cd37 _args_main +0 0000cd43 ADCA1_ISR +0 0000cd4d ADCA2_ISR +0 0000cd57 ADCA3_ISR +0 0000cd61 ADCA4_ISR +0 0000cd6b ADCA_EVT_ISR +0 0000cd75 ADCB1_ISR +0 0000cd7f ADCB2_ISR +0 0000cd89 ADCB3_ISR +0 0000cd93 ADCB4_ISR +0 0000cd9d ADCB_EVT_ISR +0 0000cda7 ADCC1_ISR +0 0000cdb1 ADCC2_ISR +0 0000cdbb ADCC3_ISR +0 0000cdc5 ADCC4_ISR +0 0000cdcf ADCC_EVT_ISR +0 0000cdd9 ADCD1_ISR +0 0000cde3 ADCD2_ISR +0 0000cded ADCD3_ISR +0 0000cdf7 ADCD4_ISR +0 0000ce01 ADCD_EVT_ISR +0 0000ce0b AuxAuxClkSel +0 0000ce15 CANA0_ISR +0 0000ce1f CANA1_ISR +0 0000ce29 CANB0_ISR +0 0000ce33 CANB1_ISR +0 0000ce3d CIPC0_ISR +0 0000ce47 CIPC1_ISR +0 0000ce51 CIPC2_ISR +0 0000ce5b CIPC3_ISR +0 0000ce65 CLA1CRC_ISR +0 0000ce6f CLA1_1_ISR +0 0000ce79 CLA1_2_ISR +0 0000ce83 CLA1_3_ISR +0 0000ce8d CLA1_4_ISR +0 0000ce97 CLA1_5_ISR +0 0000cea1 CLA1_6_ISR +0 0000ceab CLA1_7_ISR +0 0000ceb5 CLA1_8_ISR +0 0000cebf CLA_OVERFLOW_ISR +0 0000cec9 CLA_UNDERFLOW_ISR +0 0000ced3 CLB1_ISR +0 0000cedd CLB2_ISR +0 0000cee7 CLB3_ISR +0 0000cef1 CLB4_ISR +0 0000cefb CLB5_ISR +0 0000cf05 CLB6_ISR +0 0000cf0f CLB7_ISR +0 0000cf19 CLB8_ISR +0 0000cf23 CMTOCPUXIPC0_ISR +0 0000cf2d CMTOCPUXIPC1_ISR +0 0000cf37 CMTOCPUXIPC2_ISR +0 0000cf41 CMTOCPUXIPC3_ISR +0 0000cf4b CMTOCPUXIPC4_ISR +0 0000cf55 CMTOCPUXIPC5_ISR +0 0000cf5f CMTOCPUXIPC6_ISR +0 0000cf69 CMTOCPUXIPC7_ISR +0 0000cf73 CM_STATUS_ISR +0 0000cf7d CPUCRC_ISR +0 0000cf87 DATALOG_ISR +0 0000cf91 DMA_CH1_ISR +0 0000cf9b DMA_CH2_ISR +0 0000cfa5 DMA_CH3_ISR +0 0000cfaf DMA_CH4_ISR +0 0000cfb9 DMA_CH5_ISR +0 0000cfc3 DMA_CH6_ISR +0 0000cfcd ECAP1_ISR +0 0000cfd7 ECAP2_ISR +0 0000cfe1 ECAP3_ISR +0 0000cfeb ECAP4_ISR +0 0000cff5 ECAP5_ISR +0 0000cfff _system_post_cinit +1 00000ce0 PieCtrlRegs +1 00000d00 PieVectTable +1 00007000 WdRegs +1 00007300 I2caRegs +1 00007c00 GpioCtrlRegs +1 00007f00 GpioDataRegs +1 0005d000 DevCfgRegs +1 0005d200 ClkCfgRegs +1 0005d300 CpuSysRegs +1 0005d700 AnalogSubsysRegs +1 0005e700 Dcc0Regs +1 0005e740 Dcc1Regs +1 0005e780 Dcc2Regs +abs 00000100 __TI_STACK_SIZE +abs ffffffff __TI_pprof_out_hndl +abs ffffffff __TI_prof_data_size +abs ffffffff __TI_prof_data_start +n/a UNDEFED __c_args__ + +[296 symbols] diff --git a/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.obj b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.obj new file mode 100644 index 0000000..6edf65a Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.out b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.out new file mode 100644 index 0000000..2ed82a6 Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master.out differ diff --git a/i2c_ex1_master/CPU1_RAM/i2c_ex1_master_linkInfo.xml b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master_linkInfo.xml new file mode 100644 index 0000000..4ca3507 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/i2c_ex1_master_linkInfo.xml @@ -0,0 +1,22201 @@ + + + TMS320C2000 Linker PC v22.6.0.LTS + Copyright (c) 1996-2018 Texas Instruments Incorporated + 0x66b5df03 + 0x0 + i2c_ex1_master.out + + code_start +
0x0
+ + + + .\ + object + f2838x_codestartbranch.obj + f2838x_codestartbranch.obj + + + .\ + object + f2838x_cputimers.obj + f2838x_cputimers.obj + + + .\ + object + f2838x_defaultisr.obj + f2838x_defaultisr.obj + + + .\ + object + f2838x_dma.obj + f2838x_dma.obj + + + .\ + object + f2838x_epwm.obj + f2838x_epwm.obj + + + .\ + object + f2838x_globalvariabledefs.obj + f2838x_globalvariabledefs.obj + + + .\ + object + f2838x_gpio.obj + f2838x_gpio.obj + + + .\ + object + f2838x_piectrl.obj + f2838x_piectrl.obj + + + .\ + object + f2838x_pievect.obj + f2838x_pievect.obj + + + .\ + object + f2838x_sysctrl.obj + f2838x_sysctrl.obj + + + .\ + object + f2838x_usdelay.obj + f2838x_usdelay.obj + + + .\ + object + fonts.obj + fonts.obj + + + .\ + object + i2c_ex1_master.obj + i2c_ex1_master.obj + + + .\ + object + i2c_oled.obj + i2c_oled.obj + + + object + <internal> + <internal> + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + s_ceil.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + boot28.asm.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + fs_div28.asm.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + ll_aox28.asm.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + ll_cmp28.asm.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + pre_init.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + autoinit.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + copy_zero_init.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + copy_decompress_none.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + copy_decompress_lzss.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + exit.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + _lock.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + args_main.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + memset.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + strlen.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + cpy_tbl.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + memcpy.c.obj + + + C:\ti\ccs1240\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\ + archive + rts2800_fpu64_eabi.lib + startup.c.obj + + + + + codestart + 0x0 + 0x0 + 0x2 + + + + .text:ECAP6_2_ISR + 0x8000 + 0x8000 + 0xa + + + + .text:ECAP6_ISR + 0x800a + 0x800a + 0xa + + + + .text:ECAP7_2_ISR + 0x8014 + 0x8014 + 0xa + + + + .text:ECAP7_ISR + 0x801e + 0x801e + 0xa + + + + .text:ECATRST_ISR + 0x8028 + 0x8028 + 0xa + + + + .text:ECATSYNC0_ISR + 0x8032 + 0x8032 + 0xa + + + + .text:ECATSYNC1_ISR + 0x803c + 0x803c + 0xa + + + + .text:ECAT_ISR + 0x8046 + 0x8046 + 0xa + + + + .text:EMU_ISR + 0x8050 + 0x8050 + 0xa + + + + .text:EPWM10_ISR + 0x805a + 0x805a + 0xa + + + + .text:EPWM10_TZ_ISR + 0x8064 + 0x8064 + 0xa + + + + .text:EPWM11_ISR + 0x806e + 0x806e + 0xa + + + + .text:EPWM11_TZ_ISR + 0x8078 + 0x8078 + 0xa + + + + .text:EPWM12_ISR + 0x8082 + 0x8082 + 0xa + + + + .text:EPWM12_TZ_ISR + 0x808c + 0x808c + 0xa + + + + .text:EPWM13_ISR + 0x8096 + 0x8096 + 0xa + + + + .text:EPWM13_TZ_ISR + 0x80a0 + 0x80a0 + 0xa + + + + .text:EPWM14_ISR + 0x80aa + 0x80aa + 0xa + + + + .text:EPWM14_TZ_ISR + 0x80b4 + 0x80b4 + 0xa + + + + .text:EPWM15_ISR + 0x80be + 0x80be + 0xa + + + + .text:EPWM15_TZ_ISR + 0x80c8 + 0x80c8 + 0xa + + + + .text:EPWM16_ISR + 0x80d2 + 0x80d2 + 0xa + + + + .text:EPWM16_TZ_ISR + 0x80dc + 0x80dc + 0xa + + + + .text:EPWM1_ISR + 0x80e6 + 0x80e6 + 0xa + + + + .text:EPWM1_TZ_ISR + 0x80f0 + 0x80f0 + 0xa + + + + .text:EPWM2_ISR + 0x80fa + 0x80fa + 0xa + + + + .text:EPWM2_TZ_ISR + 0x8104 + 0x8104 + 0xa + + + + .text:EPWM3_ISR + 0x810e + 0x810e + 0xa + + + + .text:EPWM3_TZ_ISR + 0x8118 + 0x8118 + 0xa + + + + .text:EPWM4_ISR + 0x8122 + 0x8122 + 0xa + + + + .text:EPWM4_TZ_ISR + 0x812c + 0x812c + 0xa + + + + .text:EPWM5_ISR + 0x8136 + 0x8136 + 0xa + + + + .text:EPWM5_TZ_ISR + 0x8140 + 0x8140 + 0xa + + + + .text:EPWM6_ISR + 0x814a + 0x814a + 0xa + + + + .text:EPWM6_TZ_ISR + 0x8154 + 0x8154 + 0xa + + + + .text:EPWM7_ISR + 0x815e + 0x815e + 0xa + + + + .text:EPWM7_TZ_ISR + 0x8168 + 0x8168 + 0xa + + + + .text:EPWM8_ISR + 0x8172 + 0x8172 + 0xa + + + + .text:EPWM8_TZ_ISR + 0x817c + 0x817c + 0xa + + + + .text:EPWM9_ISR + 0x8186 + 0x8186 + 0xa + + + + .text:EPWM9_TZ_ISR + 0x8190 + 0x8190 + 0xa + + + + .text:EQEP1_ISR + 0x819a + 0x819a + 0xa + + + + .text:EQEP2_ISR + 0x81a4 + 0x81a4 + 0xa + + + + .text:EQEP3_ISR + 0x81ae + 0x81ae + 0xa + + + + .text:FMC_ISR + 0x81b8 + 0x81b8 + 0xa + + + + .text:FPU_OFLOW_ISR + 0x81c2 + 0x81c2 + 0xa + + + + .text:FPU_UFLOW_ISR + 0x81cc + 0x81cc + 0xa + + + + .text:FSIRXA1_ISR + 0x81d6 + 0x81d6 + 0xa + + + + .text:FSIRXA2_ISR + 0x81e0 + 0x81e0 + 0xa + + + + .text:FSIRXB1_ISR + 0x81ea + 0x81ea + 0xa + + + + .text:FSIRXB2_ISR + 0x81f4 + 0x81f4 + 0xa + + + + .text:FSIRXC1_ISR + 0x81fe + 0x81fe + 0xa + + + + .text:FSIRXC2_ISR + 0x8208 + 0x8208 + 0xa + + + + .text:FSIRXD1_ISR + 0x8212 + 0x8212 + 0xa + + + + .text:FSIRXD2_ISR + 0x821c + 0x821c + 0xa + + + + .text:FSIRXE1_ISR + 0x8226 + 0x8226 + 0xa + + + + .text:FSIRXE2_ISR + 0x8230 + 0x8230 + 0xa + + + + .text:FSIRXF1_ISR + 0x823a + 0x823a + 0xa + + + + .text:FSIRXF2_ISR + 0x8244 + 0x8244 + 0xa + + + + .text:FSIRXG1_ISR + 0x824e + 0x824e + 0xa + + + + .text:FSIRXG2_ISR + 0x8258 + 0x8258 + 0xa + + + + .text:FSIRXH1_ISR + 0x8262 + 0x8262 + 0xa + + + + .text:FSIRXH2_ISR + 0x826c + 0x826c + 0xa + + + + .text:FSITXA1_ISR + 0x8276 + 0x8276 + 0xa + + + + .text:FSITXA2_ISR + 0x8280 + 0x8280 + 0xa + + + + .text:FSITXB1_ISR + 0x828a + 0x828a + 0xa + + + + .text:FSITXB2_ISR + 0x8294 + 0x8294 + 0xa + + + + .text:I2CA_FIFO_ISR + 0x829e + 0x829e + 0xa + + + + .text:I2CA_HIGH_ISR + 0x82a8 + 0x82a8 + 0xa + + + + .text:I2CA_ISR + 0x82b2 + 0x82b2 + 0xa + + + + .text:I2CB_FIFO_ISR + 0x82bc + 0x82bc + 0xa + + + + .text:I2CB_ISR + 0x82c6 + 0x82c6 + 0xa + + + + .text:ILLEGAL_ISR + 0x82d0 + 0x82d0 + 0xa + + + + .text:MCANA_0_ISR + 0x82da + 0x82da + 0xa + + + + .text:MCANA_1_ISR + 0x82e4 + 0x82e4 + 0xa + + + + .text:MCANA_ECC_ISR + 0x82ee + 0x82ee + 0xa + + + + .text:MCANA_WAKE_ISR + 0x82f8 + 0x82f8 + 0xa + + + + .text:MCBSPA_RX_ISR + 0x8302 + 0x8302 + 0xa + + + + .text:MCBSPA_TX_ISR + 0x830c + 0x830c + 0xa + + + + .text:MCBSPB_RX_ISR + 0x8316 + 0x8316 + 0xa + + + + .text:MCBSPB_TX_ISR + 0x8320 + 0x8320 + 0xa + + + + .text:MPOST_ISR + 0x832a + 0x832a + 0xa + + + + .text:NMI_ISR + 0x8334 + 0x8334 + 0xa + + + + .text:NOTUSED_ISR + 0x833e + 0x833e + 0xa + + + + .text:PIE_RESERVED_ISR + 0x8348 + 0x8348 + 0xa + + + + .text:PMBUSA_ISR + 0x8352 + 0x8352 + 0xa + + + + .text:RTOS_ISR + 0x835c + 0x835c + 0xa + + + + .text:SCIA_RX_ISR + 0x8366 + 0x8366 + 0xa + + + + .text:SCIA_TX_ISR + 0x8370 + 0x8370 + 0xa + + + + .text:SCIB_RX_ISR + 0x837a + 0x837a + 0xa + + + + .text:SCIB_TX_ISR + 0x8384 + 0x8384 + 0xa + + + + .text:SCIC_RX_ISR + 0x838e + 0x838e + 0xa + + + + .text:SCIC_TX_ISR + 0x8398 + 0x8398 + 0xa + + + + .text:SCID_RX_ISR + 0x83a2 + 0x83a2 + 0xa + + + + .text:SCID_TX_ISR + 0x83ac + 0x83ac + 0xa + + + + .text:SDFM1DR1_ISR + 0x83b6 + 0x83b6 + 0xa + + + + .text:SDFM1DR2_ISR + 0x83c0 + 0x83c0 + 0xa + + + + .text:SDFM1DR3_ISR + 0x83ca + 0x83ca + 0xa + + + + .text:SDFM1DR4_ISR + 0x83d4 + 0x83d4 + 0xa + + + + .text:SDFM1_ISR + 0x83de + 0x83de + 0xa + + + + .text:SDFM2DR1_ISR + 0x83e8 + 0x83e8 + 0xa + + + + .text:SDFM2DR2_ISR + 0x83f2 + 0x83f2 + 0xa + + + + .text:SDFM2DR3_ISR + 0x83fc + 0x83fc + 0xa + + + + .text:SDFM2DR4_ISR + 0x8406 + 0x8406 + 0xa + + + + .text:SDFM2_ISR + 0x8410 + 0x8410 + 0xa + + + + .text:SPIA_RX_ISR + 0x841a + 0x841a + 0xa + + + + .text:SPIA_TX_ISR + 0x8424 + 0x8424 + 0xa + + + + .text:SPIB_RX_ISR + 0x842e + 0x842e + 0xa + + + + .text:SPIB_TX_ISR + 0x8438 + 0x8438 + 0xa + + + + .text:SPIC_RX_ISR + 0x8442 + 0x8442 + 0xa + + + + .text:SPIC_TX_ISR + 0x844c + 0x844c + 0xa + + + + .text:SPID_RX_ISR + 0x8456 + 0x8456 + 0xa + + + + .text:SPID_TX_ISR + 0x8460 + 0x8460 + 0xa + + + + .text:SSD1306_GotoXY + 0x846a + 0x846a + 0xa + + + + .text:SYS_ERR_ISR + 0x8474 + 0x8474 + 0xa + + + + .text:SysIntOsc1Sel + 0x847e + 0x847e + 0xa + + + + .text:TIMER0_ISR + 0x8488 + 0x8488 + 0xa + + + + .text:TIMER1_ISR + 0x8492 + 0x8492 + 0xa + + + + .text:TIMER2_ISR + 0x849c + 0x849c + 0xa + + + + .text:USBA_ISR + 0x84a6 + 0x84a6 + 0xa + + + + .text:USER10_ISR + 0x84b0 + 0x84b0 + 0xa + + + + .text:USER11_ISR + 0x84ba + 0x84ba + 0xa + + + + .text:USER12_ISR + 0x84c4 + 0x84c4 + 0xa + + + + .text:USER1_ISR + 0x84ce + 0x84ce + 0xa + + + + .text:USER2_ISR + 0x84d8 + 0x84d8 + 0xa + + + + .text:USER3_ISR + 0x84e2 + 0x84e2 + 0xa + + + + .text:USER4_ISR + 0x84ec + 0x84ec + 0xa + + + + .text:USER5_ISR + 0x84f6 + 0x84f6 + 0xa + + + + .text:USER6_ISR + 0x8500 + 0x8500 + 0xa + + + + .text:USER7_ISR + 0x850a + 0x850a + 0xa + + + + .text:USER8_ISR + 0x8514 + 0x8514 + 0xa + + + + .text:USER9_ISR + 0x851e + 0x851e + 0xa + + + + .text:WAKE_ISR + 0x8528 + 0x8528 + 0xa + + + + .text:XINT1_ISR + 0x8532 + 0x8532 + 0xa + + + + .text:XINT2_ISR + 0x853c + 0x853c + 0xa + + + + .text:XINT3_ISR + 0x8546 + 0x8546 + 0xa + + + + .text:XINT4_ISR + 0x8550 + 0x8550 + 0xa + + + + .text:XINT5_ISR + 0x855a + 0x855a + 0xa + + + + .text + 0x8564 + 0x8564 + 0x9 + + + + .text:AuxIntOsc2Sel + 0x856d + 0x856d + 0x8 + + + + .text:SysIntOsc2Sel + 0x8575 + 0x8575 + 0x8 + + + + .text:decompress:none + 0x857d + 0x857d + 0x8 + + + + .text + 0x8585 + 0x8585 + 0x8 + + + + .text + 0x858d + 0x858d + 0x7 + + + + .text:decompress:ZI + 0x8594 + 0x8594 + 0x6 + + + + .text + 0x859a + 0x859a + 0x2 + + + + .text:SSD1306_Init + 0xc000 + 0xc000 + 0x14f + + + + .text:GPIO_SetupPinMux + 0xc14f + 0xc14f + 0xff + + + + .text:GPIO_SetupPinOptions + 0xc24e + 0xc24e + 0xed + + + + .text:InitSysPll + 0xc33b + 0xc33b + 0xe6 + + + + .text + 0xc421 + 0xc421 + 0xd8 + + + + .text:VerifyXTAL + 0xc4f9 + 0xc4f9 + 0xb7 + + + + .text:IsPLLValid + 0xc5b0 + 0xc5b0 + 0xb5 + + + + .text:InitPeripheralClocks + 0xc665 + 0xc665 + 0xb2 + + + + .text:InitAuxPll + 0xc717 + 0xc717 + 0xac + + + + .text:I2CWrite + 0xc7c3 + 0xc7c3 + 0x2e + + + + .text:SSD1306_Fill + 0xc7f1 + 0xc7f1 + 0xf + + + + .text:ComputeCntrSeedValue + 0xc800 + 0xc800 + 0x95 + + + + .text + 0xc895 + 0xc895 + 0x88 + + + + .text:main + 0xc91d + 0xc91d + 0x61 + + + + .text:ssd1306_DrawBitmap + 0xc97e + 0xc97e + 0x61 + + + + .text:SSD1306_DrawPixel + 0xc9df + 0xc9df + 0x5a + + + + .text:InitSysCtrl + 0xca39 + 0xca39 + 0x52 + + + + .text:InitGpio + 0xca8b + 0xca8b + 0x51 + + + + .text:SSD1306_UpdateScreen + 0xcadc + 0xcadc + 0x44 + + + + .text:decompress:lzss + 0xcb20 + 0xcb20 + 0x2e + + + + .text:__TI_auto_init_nobinit_nopinit + 0xcb4e + 0xcb4e + 0x2b + + + + .text + 0xcb79 + 0xcb79 + 0x29 + + + + .text:InitPieVectTable + 0xcba2 + 0xcba2 + 0x26 + + + + .text:SSD1306_setPosition + 0xcbc8 + 0xcbc8 + 0x26 + + + + .text:I2CMaster_Init + 0xcbee + 0xcbee + 0x24 + + + + .text:SysXtalOscSel + 0xcc12 + 0xcc12 + 0x23 + + + + .text:InitPieCtrl + 0xcc35 + 0xcc35 + 0x1f + + + + .text + 0xcc54 + 0xcc54 + 0x1d + + + + .text:PollX1Counter + 0xcc71 + 0xcc71 + 0x1b + + + + .text:GPIO_EnableUnbondedIOPullupsFor176Pin + 0xcc8c + 0xcc8c + 0x19 + + + + .text + 0xcca5 + 0xcca5 + 0x19 + + + + .text + 0xccbe + 0xccbe + 0x18 + + + + .text:SysXtalOscSESel + 0xccd6 + 0xccd6 + 0x16 + + + + .text:AuxXtalOscSESel + 0xccec + 0xccec + 0x11 + + + + .text:AuxXtalOscSel + 0xccfd + 0xccfd + 0x11 + + + + .text:DisableDog + 0xcd0e + 0xcd0e + 0xe + + + + .text:GPIO_EnableUnbondedIOPullups + 0xcd1c + 0xcd1c + 0xe + + + + .text:EMPTY_ISR + 0xcd2a + 0xcd2a + 0xd + + + + .text + 0xcd37 + 0xcd37 + 0xc + + + + .text:ADCA1_ISR + 0xcd43 + 0xcd43 + 0xa + + + + .text:ADCA2_ISR + 0xcd4d + 0xcd4d + 0xa + + + + .text:ADCA3_ISR + 0xcd57 + 0xcd57 + 0xa + + + + .text:ADCA4_ISR + 0xcd61 + 0xcd61 + 0xa + + + + .text:ADCA_EVT_ISR + 0xcd6b + 0xcd6b + 0xa + + + + .text:ADCB1_ISR + 0xcd75 + 0xcd75 + 0xa + + + + .text:ADCB2_ISR + 0xcd7f + 0xcd7f + 0xa + + + + .text:ADCB3_ISR + 0xcd89 + 0xcd89 + 0xa + + + + .text:ADCB4_ISR + 0xcd93 + 0xcd93 + 0xa + + + + .text:ADCB_EVT_ISR + 0xcd9d + 0xcd9d + 0xa + + + + .text:ADCC1_ISR + 0xcda7 + 0xcda7 + 0xa + + + + .text:ADCC2_ISR + 0xcdb1 + 0xcdb1 + 0xa + + + + .text:ADCC3_ISR + 0xcdbb + 0xcdbb + 0xa + + + + .text:ADCC4_ISR + 0xcdc5 + 0xcdc5 + 0xa + + + + .text:ADCC_EVT_ISR + 0xcdcf + 0xcdcf + 0xa + + + + .text:ADCD1_ISR + 0xcdd9 + 0xcdd9 + 0xa + + + + .text:ADCD2_ISR + 0xcde3 + 0xcde3 + 0xa + + + + .text:ADCD3_ISR + 0xcded + 0xcded + 0xa + + + + .text:ADCD4_ISR + 0xcdf7 + 0xcdf7 + 0xa + + + + .text:ADCD_EVT_ISR + 0xce01 + 0xce01 + 0xa + + + + .text:AuxAuxClkSel + 0xce0b + 0xce0b + 0xa + + + + .text:CANA0_ISR + 0xce15 + 0xce15 + 0xa + + + + .text:CANA1_ISR + 0xce1f + 0xce1f + 0xa + + + + .text:CANB0_ISR + 0xce29 + 0xce29 + 0xa + + + + .text:CANB1_ISR + 0xce33 + 0xce33 + 0xa + + + + .text:CIPC0_ISR + 0xce3d + 0xce3d + 0xa + + + + .text:CIPC1_ISR + 0xce47 + 0xce47 + 0xa + + + + .text:CIPC2_ISR + 0xce51 + 0xce51 + 0xa + + + + .text:CIPC3_ISR + 0xce5b + 0xce5b + 0xa + + + + .text:CLA1CRC_ISR + 0xce65 + 0xce65 + 0xa + + + + .text:CLA1_1_ISR + 0xce6f + 0xce6f + 0xa + + + + .text:CLA1_2_ISR + 0xce79 + 0xce79 + 0xa + + + + .text:CLA1_3_ISR + 0xce83 + 0xce83 + 0xa + + + + .text:CLA1_4_ISR + 0xce8d + 0xce8d + 0xa + + + + .text:CLA1_5_ISR + 0xce97 + 0xce97 + 0xa + + + + .text:CLA1_6_ISR + 0xcea1 + 0xcea1 + 0xa + + + + .text:CLA1_7_ISR + 0xceab + 0xceab + 0xa + + + + .text:CLA1_8_ISR + 0xceb5 + 0xceb5 + 0xa + + + + .text:CLA_OVERFLOW_ISR + 0xcebf + 0xcebf + 0xa + + + + .text:CLA_UNDERFLOW_ISR + 0xcec9 + 0xcec9 + 0xa + + + + .text:CLB1_ISR + 0xced3 + 0xced3 + 0xa + + + + .text:CLB2_ISR + 0xcedd + 0xcedd + 0xa + + + + .text:CLB3_ISR + 0xcee7 + 0xcee7 + 0xa + + + + .text:CLB4_ISR + 0xcef1 + 0xcef1 + 0xa + + + + .text:CLB5_ISR + 0xcefb + 0xcefb + 0xa + + + + .text:CLB6_ISR + 0xcf05 + 0xcf05 + 0xa + + + + .text:CLB7_ISR + 0xcf0f + 0xcf0f + 0xa + + + + .text:CLB8_ISR + 0xcf19 + 0xcf19 + 0xa + + + + .text:CMTOCPUXIPC0_ISR + 0xcf23 + 0xcf23 + 0xa + + + + .text:CMTOCPUXIPC1_ISR + 0xcf2d + 0xcf2d + 0xa + + + + .text:CMTOCPUXIPC2_ISR + 0xcf37 + 0xcf37 + 0xa + + + + .text:CMTOCPUXIPC3_ISR + 0xcf41 + 0xcf41 + 0xa + + + + .text:CMTOCPUXIPC4_ISR + 0xcf4b + 0xcf4b + 0xa + + + + .text:CMTOCPUXIPC5_ISR + 0xcf55 + 0xcf55 + 0xa + + + + .text:CMTOCPUXIPC6_ISR + 0xcf5f + 0xcf5f + 0xa + + + + .text:CMTOCPUXIPC7_ISR + 0xcf69 + 0xcf69 + 0xa + + + + .text:CM_STATUS_ISR + 0xcf73 + 0xcf73 + 0xa + + + + .text:CPUCRC_ISR + 0xcf7d + 0xcf7d + 0xa + + + + .text:DATALOG_ISR + 0xcf87 + 0xcf87 + 0xa + + + + .text:DMA_CH1_ISR + 0xcf91 + 0xcf91 + 0xa + + + + .text:DMA_CH2_ISR + 0xcf9b + 0xcf9b + 0xa + + + + .text:DMA_CH3_ISR + 0xcfa5 + 0xcfa5 + 0xa + + + + .text:DMA_CH4_ISR + 0xcfaf + 0xcfaf + 0xa + + + + .text:DMA_CH5_ISR + 0xcfb9 + 0xcfb9 + 0xa + + + + .text:DMA_CH6_ISR + 0xcfc3 + 0xcfc3 + 0xa + + + + .text:ECAP1_ISR + 0xcfcd + 0xcfcd + 0xa + + + + .text:ECAP2_ISR + 0xcfd7 + 0xcfd7 + 0xa + + + + .text:ECAP3_ISR + 0xcfe1 + 0xcfe1 + 0xa + + + + .text:ECAP4_ISR + 0xcfeb + 0xcfeb + 0xa + + + + .text:ECAP5_ISR + 0xcff5 + 0xcff5 + 0xa + + + + .text + 0xcfff + 0xcfff + 0x1 + + + + .cinit..data.load + 0x1b8 + 0x1b8 + 0x8 + + + __TI_handler_table + 0x1c0 + 0x1c0 + 0x6 + + + .cinit..bss.load + 0x1c6 + 0x1c6 + 0x4 + + + .cinit.PieVectTableFile.load + 0x1ca + 0x1ca + 0x4 + + + __TI_cinit_table + 0x1d0 + 0x1d0 + 0xc + + + .stack + true + 0x400 + 0x0 + + + + .stack + true + 0x400 + 0x0 + + + .bss + true + 0xac20 + 0x4 + + + + .bss:I2C_TXdata + true + 0xac10 + 0x10 + + + + .bss:I2C_RXdata + true + 0xac00 + 0x10 + + + + .bss:SSD1306_Buffer + true + 0xa800 + 0x400 + + + + .const:.string:$P$T0$1 + 0xb000 + 0xb000 + 0x340 + + + + .const + 0xb340 + 0xb340 + 0x1c0 + + + + .data + 0xac24 + 0xac24 + 0x6 + + + + .data:_lock + 0xac2a + 0xac2a + 0x2 + + + + .data:_unlock + 0xac2c + 0xac2c + 0x2 + + + + .TI.ramfunc + 0x1b1 + 0x1b1 + 0x4 + + + + PieVectTableFile + true + 0xd00 + 0x1c0 + + + + AnalogSubsysRegsFile + true + 0x5d700 + 0x3e + + + + ClkCfgRegsFile + true + 0x5d200 + 0x3a + + + + CpuSysRegsFile + true + 0x5d300 + 0x9c + + + + Dcc0RegsFile + true + 0x5e700 + 0x2c + + + + Dcc1RegsFile + true + 0x5e740 + 0x2c + + + + Dcc2RegsFile + true + 0x5e780 + 0x2c + + + + DevCfgRegsFile + true + 0x5d000 + 0x1a0 + + + + GpioCtrlRegsFile + true + 0x7c00 + 0x180 + + + + GpioDataRegsFile + true + 0x7f00 + 0x30 + + + + I2caRegsFile + true + 0x7300 + 0x22 + + + + PieCtrlRegsFile + true + 0xce0 + 0x1a + + + + WdRegsFile + true + 0x7000 + 0x2b + + + + .debug_info + 0x0 + 0x0 + 0x122 + + + + .debug_info + 0x122 + 0x122 + 0x123 + + + + .debug_info + 0x245 + 0x245 + 0x133 + + + + .debug_info + 0x378 + 0x378 + 0x133 + + + + .debug_info + 0x4ab + 0x4ab + 0x135 + + + + .debug_info + 0x5e0 + 0x5e0 + 0x12f + + + + .debug_info + 0x70f + 0x70f + 0x12d + + + + .debug_info + 0x83c + 0x83c + 0x12d + + + + .debug_info + 0x969 + 0x969 + 0x135 + + + + .debug_info + 0xa9e + 0xa9e + 0x131 + + + + .debug_info + 0xbcf + 0xbcf + 0x131 + + + + .debug_info + 0xd00 + 0xd00 + 0x131 + + + + .debug_info + 0xe31 + 0xe31 + 0x131 + + + + .debug_info + 0xf62 + 0xf62 + 0x131 + + + + .debug_info + 0x1093 + 0x1093 + 0x132 + + + + .debug_info + 0x11c5 + 0x11c5 + 0x133 + + + + .debug_info + 0x12f8 + 0x12f8 + 0x133 + + + + .debug_info + 0x142b + 0x142b + 0x133 + + + + .debug_info + 0x155e + 0x155e + 0x135 + + + + .debug_info + 0x1693 + 0x1693 + 0x135 + + + + .debug_info + 0x17c8 + 0x17c8 + 0x135 + + + + .debug_info + 0x18fd + 0x18fd + 0x133 + + + + .debug_info + 0x1a30 + 0x1a30 + 0x133 + + + + .debug_info + 0x1b63 + 0x1b63 + 0x133 + + + + .debug_info + 0x1c96 + 0x1c96 + 0x133 + + + + .debug_info + 0x1dc9 + 0x1dc9 + 0x133 + + + + .debug_info + 0x1efc + 0x1efc + 0x133 + + + + .debug_info + 0x202f + 0x202f + 0x135 + + + + .debug_info + 0x2164 + 0x2164 + 0x131 + + + + .debug_info + 0x2295 + 0x2295 + 0x139 + + + + .debug_info + 0x23ce + 0x23ce + 0x139 + + + + .debug_info + 0x2507 + 0x2507 + 0x139 + + + + .debug_info + 0x2640 + 0x2640 + 0x139 + + + + .debug_info + 0x2779 + 0x2779 + 0x139 + + + + .debug_info + 0x28b2 + 0x28b2 + 0x139 + + + + .debug_info + 0x29eb + 0x29eb + 0x139 + + + + .debug_info + 0x2b24 + 0x2b24 + 0x139 + + + + .debug_info + 0x2c5d + 0x2c5d + 0x133 + + + + .debug_info + 0x2d90 + 0x2d90 + 0x133 + + + + .debug_info + 0x2ec3 + 0x2ec3 + 0x133 + + + + .debug_info + 0x2ff6 + 0x2ff6 + 0x133 + + + + .debug_info + 0x3129 + 0x3129 + 0x133 + + + + .debug_info + 0x325c + 0x325c + 0x133 + + + + .debug_info + 0x338f + 0x338f + 0x133 + + + + .debug_info + 0x34c2 + 0x34c2 + 0x133 + + + + .debug_info + 0x35f5 + 0x35f5 + 0x133 + + + + .debug_info + 0x3728 + 0x3728 + 0x133 + + + + .debug_info + 0x385b + 0x385b + 0x133 + + + + .debug_info + 0x398e + 0x398e + 0x133 + + + + .debug_info + 0x3ac1 + 0x3ac1 + 0x133 + + + + .debug_info + 0x3bf4 + 0x3bf4 + 0x133 + + + + .debug_info + 0x3d27 + 0x3d27 + 0x133 + + + + .debug_info + 0x3e5a + 0x3e5a + 0x133 + + + + .debug_info + 0x3f8d + 0x3f8d + 0x133 + + + + .debug_info + 0x40c0 + 0x40c0 + 0x133 + + + + .debug_info + 0x41f3 + 0x41f3 + 0x131 + + + + .debug_info + 0x4324 + 0x4324 + 0x131 + + + + .debug_info + 0x4455 + 0x4455 + 0x131 + + + + .debug_info + 0x4586 + 0x4586 + 0x131 + + + + .debug_info + 0x46b7 + 0x46b7 + 0x137 + + + + .debug_info + 0x47ee + 0x47ee + 0x137 + + + + .debug_info + 0x4925 + 0x4925 + 0x137 + + + + .debug_info + 0x4a5c + 0x4a5c + 0x137 + + + + .debug_info + 0x4b93 + 0x4b93 + 0x13b + + + + .debug_info + 0x4cce + 0x4cce + 0x13b + + + + .debug_info + 0x4e09 + 0x4e09 + 0x13b + + + + .debug_info + 0x4f44 + 0x4f44 + 0x13b + + + + .debug_info + 0x507f + 0x507f + 0x137 + + + + .debug_info + 0x51b6 + 0x51b6 + 0x137 + + + + .debug_info + 0x52ed + 0x52ed + 0x137 + + + + .debug_info + 0x5424 + 0x5424 + 0x137 + + + + .debug_info + 0x555b + 0x555b + 0x137 + + + + .debug_info + 0x5692 + 0x5692 + 0x137 + + + + .debug_info + 0x57c9 + 0x57c9 + 0x131 + + + + .debug_info + 0x58fa + 0x58fa + 0x13b + + + + .debug_info + 0x5a35 + 0x5a35 + 0x131 + + + + .debug_info + 0x5b66 + 0x5b66 + 0x13b + + + + .debug_info + 0x5ca1 + 0x5ca1 + 0x137 + + + + .debug_info + 0x5dd8 + 0x5dd8 + 0x137 + + + + .debug_info + 0x5f0f + 0x5f0f + 0x137 + + + + .debug_info + 0x6046 + 0x6046 + 0x137 + + + + .debug_info + 0x617d + 0x617d + 0x137 + + + + .debug_info + 0x62b4 + 0x62b4 + 0x137 + + + + .debug_info + 0x63eb + 0x63eb + 0x137 + + + + .debug_info + 0x6522 + 0x6522 + 0x137 + + + + .debug_info + 0x6659 + 0x6659 + 0x133 + + + + .debug_info + 0x678c + 0x678c + 0x133 + + + + .debug_info + 0x68bf + 0x68bf + 0x133 + + + + .debug_info + 0x69f2 + 0x69f2 + 0x133 + + + + .debug_info + 0x6b25 + 0x6b25 + 0x139 + + + + .debug_info + 0x6c5e + 0x6c5e + 0x133 + + + + .debug_info + 0x6d91 + 0x6d91 + 0x133 + + + + .debug_info + 0x6ec4 + 0x6ec4 + 0x133 + + + + .debug_info + 0x6ff7 + 0x6ff7 + 0x139 + + + + .debug_info + 0x7130 + 0x7130 + 0x133 + + + + .debug_info + 0x7263 + 0x7263 + 0x133 + + + + .debug_info + 0x7396 + 0x7396 + 0x133 + + + + .debug_info + 0x74c9 + 0x74c9 + 0x135 + + + + .debug_info + 0x75fe + 0x75fe + 0x135 + + + + .debug_info + 0x7733 + 0x7733 + 0x135 + + + + .debug_info + 0x7868 + 0x7868 + 0x135 + + + + .debug_info + 0x799d + 0x799d + 0x135 + + + + .debug_info + 0x7ad2 + 0x7ad2 + 0x135 + + + + .debug_info + 0x7c07 + 0x7c07 + 0x135 + + + + .debug_info + 0x7d3c + 0x7d3c + 0x135 + + + + .debug_info + 0x7e71 + 0x7e71 + 0x133 + + + + .debug_info + 0x7fa4 + 0x7fa4 + 0x133 + + + + .debug_info + 0x80d7 + 0x80d7 + 0x133 + + + + .debug_info + 0x820a + 0x820a + 0x133 + + + + .debug_info + 0x833d + 0x833d + 0x12f + + + + .debug_info + 0x846c + 0x846c + 0x13b + + + + .debug_info + 0x85a7 + 0x85a7 + 0x13b + + + + .debug_info + 0x86e2 + 0x86e2 + 0x13b + + + + .debug_info + 0x881d + 0x881d + 0x137 + + + + .debug_info + 0x8954 + 0x8954 + 0x13b + + + + .debug_info + 0x8a8f + 0x8a8f + 0x131 + + + + .debug_info + 0x8bc0 + 0x8bc0 + 0x133 + + + + .debug_info + 0x8cf3 + 0x8cf3 + 0x133 + + + + .debug_info + 0x8e26 + 0x8e26 + 0x133 + + + + .debug_info + 0x8f59 + 0x8f59 + 0x133 + + + + .debug_info + 0x908c + 0x908c + 0x139 + + + + .debug_info + 0x91c5 + 0x91c5 + 0x13b + + + + .debug_info + 0x9300 + 0x9300 + 0x13b + + + + .debug_info + 0x943b + 0x943b + 0x13b + + + + .debug_info + 0x9576 + 0x9576 + 0x13b + + + + .debug_info + 0x96b1 + 0x96b1 + 0x13b + + + + .debug_info + 0x97ec + 0x97ec + 0x13b + + + + .debug_info + 0x9927 + 0x9927 + 0x13b + + + + .debug_info + 0x9a62 + 0x9a62 + 0x133 + + + + .debug_info + 0x9b95 + 0x9b95 + 0x135 + + + + .debug_info + 0x9cca + 0x9cca + 0x135 + + + + .debug_info + 0x9dff + 0x9dff + 0x135 + + + + .debug_info + 0x9f34 + 0x9f34 + 0x135 + + + + .debug_info + 0xa069 + 0xa069 + 0x135 + + + + .debug_info + 0xa19e + 0xa19e + 0x135 + + + + .debug_info + 0xa2d3 + 0xa2d3 + 0x135 + + + + .debug_info + 0xa408 + 0xa408 + 0x137 + + + + .debug_info + 0xa53f + 0xa53f + 0x137 + + + + .debug_info + 0xa676 + 0xa676 + 0x137 + + + + .debug_info + 0xa7ad + 0xa7ad + 0x137 + + + + .debug_info + 0xa8e4 + 0xa8e4 + 0x137 + + + + .debug_info + 0xaa1b + 0xaa1b + 0x137 + + + + .debug_info + 0xab52 + 0xab52 + 0x137 + + + + .debug_info + 0xac89 + 0xac89 + 0x137 + + + + .debug_info + 0xadc0 + 0xadc0 + 0x133 + + + + .debug_info + 0xaef3 + 0xaef3 + 0x133 + + + + .debug_info + 0xb026 + 0xb026 + 0x137 + + + + .debug_info + 0xb15d + 0xb15d + 0x13b + + + + .debug_info + 0xb298 + 0xb298 + 0x139 + + + + .debug_info + 0xb3d1 + 0xb3d1 + 0x139 + + + + .debug_info + 0xb50a + 0xb50a + 0x139 + + + + .debug_info + 0xb643 + 0xb643 + 0x139 + + + + .debug_info + 0xb77c + 0xb77c + 0x137 + + + + .debug_info + 0xb8b3 + 0xb8b3 + 0x137 + + + + .debug_info + 0xb9ea + 0xb9ea + 0x137 + + + + .debug_info + 0xbb21 + 0xbb21 + 0x137 + + + + .debug_info + 0xbc58 + 0xbc58 + 0x139 + + + + .debug_info + 0xbd91 + 0xbd91 + 0x139 + + + + .debug_info + 0xbeca + 0xbeca + 0x139 + + + + .debug_info + 0xc003 + 0xc003 + 0x139 + + + + .debug_info + 0xc13c + 0xc13c + 0x137 + + + + .debug_info + 0xc273 + 0xc273 + 0x137 + + + + .debug_info + 0xc3aa + 0xc3aa + 0x137 + + + + .debug_info + 0xc4e1 + 0xc4e1 + 0x137 + + + + .debug_info + 0xc618 + 0xc618 + 0x137 + + + + .debug_info + 0xc74f + 0xc74f + 0x137 + + + + .debug_info + 0xc886 + 0xc886 + 0x137 + + + + .debug_info + 0xc9bd + 0xc9bd + 0x137 + + + + .debug_info + 0xcaf4 + 0xcaf4 + 0x137 + + + + .debug_info + 0xcc2b + 0xcc2b + 0x137 + + + + .debug_info + 0xcd62 + 0xcd62 + 0x137 + + + + .debug_info + 0xce99 + 0xce99 + 0x137 + + + + .debug_info + 0xcfd0 + 0xcfd0 + 0x131 + + + + .debug_info + 0xd101 + 0xd101 + 0x131 + + + + .debug_info + 0xd232 + 0xd232 + 0x131 + + + + .debug_info + 0xd363 + 0xd363 + 0x131 + + + + .debug_info + 0xd494 + 0xd494 + 0x137 + + + + .debug_info + 0xd5cb + 0xd5cb + 0x137 + + + + .debug_info + 0xd702 + 0xd702 + 0x13b + + + + .debug_info + 0xd83d + 0xd83d + 0x13d + + + + .debug_info + 0xd97a + 0xd97a + 0x135 + + + + .debug_info + 0xdaaf + 0xdaaf + 0x13b + + + + .debug_info + 0xdbea + 0xdbea + 0x131 + + + + .debug_info + 0xdd1b + 0xdd1b + 0x139 + + + + .debug_info + 0xde54 + 0xde54 + 0x133 + + + + .debug_info + 0xdf87 + 0xdf87 + 0x133 + + + + .debug_info + 0xe0ba + 0xe0ba + 0x133 + + + + .debug_info + 0xe1ed + 0xe1ed + 0x139 + + + + .debug_info + 0xe326 + 0xe326 + 0x133 + + + + .debug_info + 0xe459 + 0xe459 + 0x133 + + + + .debug_info + 0xe58c + 0xe58c + 0x133 + + + + .debug_info + 0xe6bf + 0xe6bf + 0x141 + + + + .debug_info + 0xe800 + 0xe800 + 0x141 + + + + .debug_info + 0xe941 + 0xe941 + 0x141 + + + + .debug_info + 0xea82 + 0xea82 + 0x141 + + + + .debug_info + 0xebc3 + 0xebc3 + 0x141 + + + + .debug_info + 0xed04 + 0xed04 + 0x141 + + + + .debug_info + 0xee45 + 0xee45 + 0x141 + + + + .debug_info + 0xef86 + 0xef86 + 0x141 + + + + .debug_info + 0xf0c7 + 0xf0c7 + 0x137 + + + + .debug_info + 0xf1fe + 0xf1fe + 0x137 + + + + .debug_info + 0xf335 + 0xf335 + 0x135 + + + + .debug_info + 0xf46a + 0xf46a + 0x137 + + + + .debug_info + 0xf5a1 + 0xf5a1 + 0x141 + + + + .debug_info + 0xf6e2 + 0xf6e2 + 0x143 + + + + .debug_info + 0xf825 + 0xf825 + 0x141 + + + + .debug_info + 0xf966 + 0xf966 + 0x13d + + + + .debug_info + 0xfaa3 + 0xfaa3 + 0x137 + + + + .debug_info + 0xfbda + 0xfbda + 0x121 + + + + .debug_info + 0xfcfb + 0xfcfb + 0x11b + + + + .debug_info + 0xfe16 + 0xfe16 + 0x117 + + + + .debug_info + 0xff2d + 0xff2d + 0x11b + + + + .debug_info + 0x10048 + 0x10048 + 0x11b + + + + .debug_info + 0x10163 + 0x10163 + 0x11b + + + + .debug_info + 0x1027e + 0x1027e + 0x123 + + + + .debug_info + 0x103a1 + 0x103a1 + 0x11f + + + + .debug_info + 0x104c0 + 0x104c0 + 0x12a + + + + .debug_info + 0x105ea + 0x105ea + 0x11f + + + + .debug_info + 0x10709 + 0x10709 + 0x123 + + + + .debug_info + 0x1082c + 0x1082c + 0x11f + + + + .debug_info + 0x1094b + 0x1094b + 0x123 + + + + .debug_info + 0x10a6e + 0x10a6e + 0x15c + + + + .debug_info + 0x10bca + 0x10bca + 0x238 + + + + .debug_info + 0x10e02 + 0x10e02 + 0x26e + + + + .debug_info + 0x11070 + 0x11070 + 0x169 + + + + .debug_info + 0x111d9 + 0x111d9 + 0x198 + + + + .debug_info + 0x11371 + 0x11371 + 0x139 + + + + .debug_info + 0x114aa + 0x114aa + 0x120 + + + + .debug_info + 0x115ca + 0x115ca + 0x177 + + + + .debug_info + 0x11741 + 0x11741 + 0x1bb + + + + .debug_info + 0x118fc + 0x118fc + 0x220 + + + + .debug_info + 0x11b1c + 0x11b1c + 0x14d + + + + .debug_info + 0x11c69 + 0x11c69 + 0x14a + + + + .debug_info + 0x11db3 + 0x11db3 + 0x2a5 + + + + .debug_info + 0x12058 + 0x12058 + 0x26e + + + + .debug_info + 0x122c6 + 0x122c6 + 0x13f + + + + .debug_info + 0x12405 + 0x12405 + 0x13f + + + + .debug_info + 0x12544 + 0x12544 + 0x167 + + + + .debug_info + 0x126ab + 0x126ab + 0x165 + + + + .debug_info + 0x12810 + 0x12810 + 0x156 + + + + .debug_info + 0x12966 + 0x12966 + 0x13f + + + + .debug_info + 0x12aa5 + 0x12aa5 + 0x152 + + + + .debug_info + 0x12bf7 + 0x12bf7 + 0x156 + + + + .debug_info + 0x12d4d + 0x12d4d + 0x13d + + + + .debug_info + 0x12e8a + 0x12e8a + 0x243 + + + + .debug_info + 0x130cd + 0x130cd + 0x25b + + + + .debug_info + 0x13328 + 0x13328 + 0x11d + + + + .debug_info + 0x13445 + 0x13445 + 0x10e + + + + .debug_info + 0x13553 + 0x13553 + 0x28b + + + + .debug_info + 0x137de + 0x137de + 0x108 + + + + .debug_info + 0x138e6 + 0x138e6 + 0x10e + + + + .debug_info + 0x139f4 + 0x139f4 + 0x10e + + + + .debug_info + 0x13b02 + 0x13b02 + 0x116 + + + + .debug_info + 0x13c18 + 0x13c18 + 0x2dd + + + + .debug_info + 0x13ef5 + 0x13ef5 + 0x19f + + + + .debug_info + 0x14094 + 0x14094 + 0x1bd + + + + .debug_info + 0x14251 + 0x14251 + 0x15e + + + + .debug_info + 0x143af + 0x143af + 0x1bd + + + + .debug_info + 0x1456c + 0x1456c + 0x22b + + + + .debug_info + 0x14797 + 0x14797 + 0x169 + + + + .debug_info + 0x14900 + 0x14900 + 0x1a3 + + + + .debug_info + 0x14aa3 + 0x14aa3 + 0x1c8 + + + + .debug_info + 0x14c6b + 0x14c6b + 0x1a5 + + + + .debug_info + 0x14e10 + 0x14e10 + 0x158 + + + + .debug_info + 0x14f68 + 0x14f68 + 0x127 + + + + .debug_info + 0x1508f + 0x1508f + 0x1a5 + + + + .debug_info + 0x15234 + 0x15234 + 0x14d + + + + .debug_info + 0x15381 + 0x15381 + 0x1bf + + + + .debug_info + 0x15540 + 0x15540 + 0x19f + + + + .debug_info + 0x156df + 0x156df + 0x1b7 + + + + .debug_info + 0x15896 + 0x15896 + 0x20c + + + + .debug_info + 0x15aa2 + 0x15aa2 + 0x19e + + + + .debug_info + 0x15c40 + 0x15c40 + 0x1a9 + + + + .debug_info + 0x15de9 + 0x15de9 + 0x107 + + + + .debug_info + 0x15ef0 + 0x15ef0 + 0x10b + + + + .debug_info + 0x15ffb + 0x15ffb + 0x203 + + + + .debug_info + 0x161fe + 0x161fe + 0x15d + + + + .debug_info + 0x1635b + 0x1635b + 0x208 + + + + .debug_info + 0x16563 + 0x16563 + 0x19b + + + + .debug_info + 0x166fe + 0x166fe + 0x147 + + + + .debug_info + 0x16845 + 0x16845 + 0xd2 + + + .debug_line + 0x0 + 0x0 + 0x4d + + + + .debug_line + 0x4d + 0x4d + 0x55 + + + + .debug_line + 0xa2 + 0xa2 + 0x4e + + + + .debug_line + 0xf0 + 0xf0 + 0x4f + + + + .debug_line + 0x13f + 0x13f + 0x4f + + + + .debug_line + 0x18e + 0x18e + 0x4f + + + + .debug_line + 0x1dd + 0x1dd + 0x4f + + + + .debug_line + 0x22c + 0x22c + 0x4f + + + + .debug_line + 0x27b + 0x27b + 0x4f + + + + .debug_line + 0x2ca + 0x2ca + 0x4f + + + + .debug_line + 0x319 + 0x319 + 0x4f + + + + .debug_line + 0x368 + 0x368 + 0x4f + + + + .debug_line + 0x3b7 + 0x3b7 + 0x4f + + + + .debug_line + 0x406 + 0x406 + 0x4f + + + + .debug_line + 0x455 + 0x455 + 0x4f + + + + .debug_line + 0x4a4 + 0x4a4 + 0x4f + + + + .debug_line + 0x4f3 + 0x4f3 + 0x4f + + + + .debug_line + 0x542 + 0x542 + 0x4f + + + + .debug_line + 0x591 + 0x591 + 0x4f + + + + .debug_line + 0x5e0 + 0x5e0 + 0x4f + + + + .debug_line + 0x62f + 0x62f + 0x4f + + + + .debug_line + 0x67e + 0x67e + 0x4f + + + + .debug_line + 0x6cd + 0x6cd + 0x4f + + + + .debug_line + 0x71c + 0x71c + 0x4f + + + + .debug_line + 0x76b + 0x76b + 0x4f + + + + .debug_line + 0x7ba + 0x7ba + 0x4f + + + + .debug_line + 0x809 + 0x809 + 0x4f + + + + .debug_line + 0x858 + 0x858 + 0x4f + + + + .debug_line + 0x8a7 + 0x8a7 + 0x4f + + + + .debug_line + 0x8f6 + 0x8f6 + 0x4f + + + + .debug_line + 0x945 + 0x945 + 0x4f + + + + .debug_line + 0x994 + 0x994 + 0x4f + + + + .debug_line + 0x9e3 + 0x9e3 + 0x4f + + + + .debug_line + 0xa32 + 0xa32 + 0x4f + + + + .debug_line + 0xa81 + 0xa81 + 0x4f + + + + .debug_line + 0xad0 + 0xad0 + 0x4f + + + + .debug_line + 0xb1f + 0xb1f + 0x4f + + + + .debug_line + 0xb6e + 0xb6e + 0x4f + + + + .debug_line + 0xbbd + 0xbbd + 0x4f + + + + .debug_line + 0xc0c + 0xc0c + 0x4f + + + + .debug_line + 0xc5b + 0xc5b + 0x4f + + + + .debug_line + 0xcaa + 0xcaa + 0x4f + + + + .debug_line + 0xcf9 + 0xcf9 + 0x4f + + + + .debug_line + 0xd48 + 0xd48 + 0x4f + + + + .debug_line + 0xd97 + 0xd97 + 0x4f + + + + .debug_line + 0xde6 + 0xde6 + 0x4f + + + + .debug_line + 0xe35 + 0xe35 + 0x4f + + + + .debug_line + 0xe84 + 0xe84 + 0x4f + + + + .debug_line + 0xed3 + 0xed3 + 0x4f + + + + .debug_line + 0xf22 + 0xf22 + 0x4f + + + + .debug_line + 0xf71 + 0xf71 + 0x4f + + + + .debug_line + 0xfc0 + 0xfc0 + 0x4f + + + + .debug_line + 0x100f + 0x100f + 0x4f + + + + .debug_line + 0x105e + 0x105e + 0x4f + + + + .debug_line + 0x10ad + 0x10ad + 0x4f + + + + .debug_line + 0x10fc + 0x10fc + 0x4f + + + + .debug_line + 0x114b + 0x114b + 0x4f + + + + .debug_line + 0x119a + 0x119a + 0x4f + + + + .debug_line + 0x11e9 + 0x11e9 + 0x4f + + + + .debug_line + 0x1238 + 0x1238 + 0x4f + + + + .debug_line + 0x1287 + 0x1287 + 0x4f + + + + .debug_line + 0x12d6 + 0x12d6 + 0x4f + + + + .debug_line + 0x1325 + 0x1325 + 0x4f + + + + .debug_line + 0x1374 + 0x1374 + 0x4f + + + + .debug_line + 0x13c3 + 0x13c3 + 0x4f + + + + .debug_line + 0x1412 + 0x1412 + 0x4f + + + + .debug_line + 0x1461 + 0x1461 + 0x4f + + + + .debug_line + 0x14b0 + 0x14b0 + 0x4f + + + + .debug_line + 0x14ff + 0x14ff + 0x4f + + + + .debug_line + 0x154e + 0x154e + 0x4f + + + + .debug_line + 0x159d + 0x159d + 0x4f + + + + .debug_line + 0x15ec + 0x15ec + 0x4f + + + + .debug_line + 0x163b + 0x163b + 0x4f + + + + .debug_line + 0x168a + 0x168a + 0x4f + + + + .debug_line + 0x16d9 + 0x16d9 + 0x4f + + + + .debug_line + 0x1728 + 0x1728 + 0x4f + + + + .debug_line + 0x1777 + 0x1777 + 0x4f + + + + .debug_line + 0x17c6 + 0x17c6 + 0x4f + + + + .debug_line + 0x1815 + 0x1815 + 0x4f + + + + .debug_line + 0x1864 + 0x1864 + 0x4f + + + + .debug_line + 0x18b3 + 0x18b3 + 0x4f + + + + .debug_line + 0x1902 + 0x1902 + 0x4f + + + + .debug_line + 0x1951 + 0x1951 + 0x4f + + + + .debug_line + 0x19a0 + 0x19a0 + 0x4f + + + + .debug_line + 0x19ef + 0x19ef + 0x4f + + + + .debug_line + 0x1a3e + 0x1a3e + 0x4f + + + + .debug_line + 0x1a8d + 0x1a8d + 0x4f + + + + .debug_line + 0x1adc + 0x1adc + 0x4f + + + + .debug_line + 0x1b2b + 0x1b2b + 0x4f + + + + .debug_line + 0x1b7a + 0x1b7a + 0x4f + + + + .debug_line + 0x1bc9 + 0x1bc9 + 0x4f + + + + .debug_line + 0x1c18 + 0x1c18 + 0x4f + + + + .debug_line + 0x1c67 + 0x1c67 + 0x4f + + + + .debug_line + 0x1cb6 + 0x1cb6 + 0x4f + + + + .debug_line + 0x1d05 + 0x1d05 + 0x4f + + + + .debug_line + 0x1d54 + 0x1d54 + 0x4f + + + + .debug_line + 0x1da3 + 0x1da3 + 0x4f + + + + .debug_line + 0x1df2 + 0x1df2 + 0x4f + + + + .debug_line + 0x1e41 + 0x1e41 + 0x4f + + + + .debug_line + 0x1e90 + 0x1e90 + 0x4f + + + + .debug_line + 0x1edf + 0x1edf + 0x4f + + + + .debug_line + 0x1f2e + 0x1f2e + 0x4f + + + + .debug_line + 0x1f7d + 0x1f7d + 0x4f + + + + .debug_line + 0x1fcc + 0x1fcc + 0x4f + + + + .debug_line + 0x201b + 0x201b + 0x4f + + + + .debug_line + 0x206a + 0x206a + 0x4f + + + + .debug_line + 0x20b9 + 0x20b9 + 0x4f + + + + .debug_line + 0x2108 + 0x2108 + 0x4f + + + + .debug_line + 0x2157 + 0x2157 + 0x4f + + + + .debug_line + 0x21a6 + 0x21a6 + 0x4f + + + + .debug_line + 0x21f5 + 0x21f5 + 0x4f + + + + .debug_line + 0x2244 + 0x2244 + 0x4f + + + + .debug_line + 0x2293 + 0x2293 + 0x4f + + + + .debug_line + 0x22e2 + 0x22e2 + 0x4f + + + + .debug_line + 0x2331 + 0x2331 + 0x4f + + + + .debug_line + 0x2380 + 0x2380 + 0x4f + + + + .debug_line + 0x23cf + 0x23cf + 0x4f + + + + .debug_line + 0x241e + 0x241e + 0x4f + + + + .debug_line + 0x246d + 0x246d + 0x4f + + + + .debug_line + 0x24bc + 0x24bc + 0x4f + + + + .debug_line + 0x250b + 0x250b + 0x4f + + + + .debug_line + 0x255a + 0x255a + 0x4f + + + + .debug_line + 0x25a9 + 0x25a9 + 0x4f + + + + .debug_line + 0x25f8 + 0x25f8 + 0x4f + + + + .debug_line + 0x2647 + 0x2647 + 0x4f + + + + .debug_line + 0x2696 + 0x2696 + 0x4f + + + + .debug_line + 0x26e5 + 0x26e5 + 0x4f + + + + .debug_line + 0x2734 + 0x2734 + 0x4f + + + + .debug_line + 0x2783 + 0x2783 + 0x4f + + + + .debug_line + 0x27d2 + 0x27d2 + 0x4f + + + + .debug_line + 0x2821 + 0x2821 + 0x4f + + + + .debug_line + 0x2870 + 0x2870 + 0x4f + + + + .debug_line + 0x28bf + 0x28bf + 0x4f + + + + .debug_line + 0x290e + 0x290e + 0x4f + + + + .debug_line + 0x295d + 0x295d + 0x4f + + + + .debug_line + 0x29ac + 0x29ac + 0x4f + + + + .debug_line + 0x29fb + 0x29fb + 0x4f + + + + .debug_line + 0x2a4a + 0x2a4a + 0x4f + + + + .debug_line + 0x2a99 + 0x2a99 + 0x4f + + + + .debug_line + 0x2ae8 + 0x2ae8 + 0x4f + + + + .debug_line + 0x2b37 + 0x2b37 + 0x4f + + + + .debug_line + 0x2b86 + 0x2b86 + 0x4f + + + + .debug_line + 0x2bd5 + 0x2bd5 + 0x4f + + + + .debug_line + 0x2c24 + 0x2c24 + 0x4f + + + + .debug_line + 0x2c73 + 0x2c73 + 0x4f + + + + .debug_line + 0x2cc2 + 0x2cc2 + 0x4f + + + + .debug_line + 0x2d11 + 0x2d11 + 0x4f + + + + .debug_line + 0x2d60 + 0x2d60 + 0x4f + + + + .debug_line + 0x2daf + 0x2daf + 0x4f + + + + .debug_line + 0x2dfe + 0x2dfe + 0x4f + + + + .debug_line + 0x2e4d + 0x2e4d + 0x4f + + + + .debug_line + 0x2e9c + 0x2e9c + 0x4f + + + + .debug_line + 0x2eeb + 0x2eeb + 0x4f + + + + .debug_line + 0x2f3a + 0x2f3a + 0x4f + + + + .debug_line + 0x2f89 + 0x2f89 + 0x4f + + + + .debug_line + 0x2fd8 + 0x2fd8 + 0x4f + + + + .debug_line + 0x3027 + 0x3027 + 0x4f + + + + .debug_line + 0x3076 + 0x3076 + 0x4f + + + + .debug_line + 0x30c5 + 0x30c5 + 0x4f + + + + .debug_line + 0x3114 + 0x3114 + 0x4f + + + + .debug_line + 0x3163 + 0x3163 + 0x4f + + + + .debug_line + 0x31b2 + 0x31b2 + 0x4f + + + + .debug_line + 0x3201 + 0x3201 + 0x4f + + + + .debug_line + 0x3250 + 0x3250 + 0x4f + + + + .debug_line + 0x329f + 0x329f + 0x4f + + + + .debug_line + 0x32ee + 0x32ee + 0x4f + + + + .debug_line + 0x333d + 0x333d + 0x4f + + + + .debug_line + 0x338c + 0x338c + 0x4f + + + + .debug_line + 0x33db + 0x33db + 0x4f + + + + .debug_line + 0x342a + 0x342a + 0x4f + + + + .debug_line + 0x3479 + 0x3479 + 0x4f + + + + .debug_line + 0x34c8 + 0x34c8 + 0x4f + + + + .debug_line + 0x3517 + 0x3517 + 0x4f + + + + .debug_line + 0x3566 + 0x3566 + 0x4f + + + + .debug_line + 0x35b5 + 0x35b5 + 0x4f + + + + .debug_line + 0x3604 + 0x3604 + 0x4f + + + + .debug_line + 0x3653 + 0x3653 + 0x4f + + + + .debug_line + 0x36a2 + 0x36a2 + 0x4f + + + + .debug_line + 0x36f1 + 0x36f1 + 0x4f + + + + .debug_line + 0x3740 + 0x3740 + 0x4f + + + + .debug_line + 0x378f + 0x378f + 0x4f + + + + .debug_line + 0x37de + 0x37de + 0x4f + + + + .debug_line + 0x382d + 0x382d + 0x4f + + + + .debug_line + 0x387c + 0x387c + 0x4f + + + + .debug_line + 0x38cb + 0x38cb + 0x4f + + + + .debug_line + 0x391a + 0x391a + 0x4f + + + + .debug_line + 0x3969 + 0x3969 + 0x4f + + + + .debug_line + 0x39b8 + 0x39b8 + 0x4f + + + + .debug_line + 0x3a07 + 0x3a07 + 0x4f + + + + .debug_line + 0x3a56 + 0x3a56 + 0x4f + + + + .debug_line + 0x3aa5 + 0x3aa5 + 0x4f + + + + .debug_line + 0x3af4 + 0x3af4 + 0x4f + + + + .debug_line + 0x3b43 + 0x3b43 + 0x4f + + + + .debug_line + 0x3b92 + 0x3b92 + 0x4f + + + + .debug_line + 0x3be1 + 0x3be1 + 0x4f + + + + .debug_line + 0x3c30 + 0x3c30 + 0x4f + + + + .debug_line + 0x3c7f + 0x3c7f + 0x4f + + + + .debug_line + 0x3cce + 0x3cce + 0x4f + + + + .debug_line + 0x3d1d + 0x3d1d + 0x4f + + + + .debug_line + 0x3d6c + 0x3d6c + 0x4f + + + + .debug_line + 0x3dbb + 0x3dbb + 0x4f + + + + .debug_line + 0x3e0a + 0x3e0a + 0x4f + + + + .debug_line + 0x3e59 + 0x3e59 + 0x4f + + + + .debug_line + 0x3ea8 + 0x3ea8 + 0x4f + + + + .debug_line + 0x3ef7 + 0x3ef7 + 0x4f + + + + .debug_line + 0x3f46 + 0x3f46 + 0x4f + + + + .debug_line + 0x3f95 + 0x3f95 + 0x4c + + + + .debug_line + 0x3fe1 + 0x3fe1 + 0x4f + + + + .debug_line + 0x4030 + 0x4030 + 0x21 + + + + .debug_line + 0x4051 + 0x4051 + 0x43 + + + + .debug_line + 0x4094 + 0x4094 + 0x43 + + + + .debug_line + 0x40d7 + 0x40d7 + 0x43 + + + + .debug_line + 0x411a + 0x411a + 0x43 + + + + .debug_line + 0x415d + 0x415d + 0x43 + + + + .debug_line + 0x41a0 + 0x41a0 + 0x43 + + + + .debug_line + 0x41e3 + 0x41e3 + 0x43 + + + + .debug_line + 0x4226 + 0x4226 + 0x43 + + + + .debug_line + 0x4269 + 0x4269 + 0x43 + + + + .debug_line + 0x42ac + 0x42ac + 0x43 + + + + .debug_line + 0x42ef + 0x42ef + 0x43 + + + + .debug_line + 0x4332 + 0x4332 + 0x43 + + + + .debug_line + 0x4375 + 0x4375 + 0x43 + + + + .debug_line + 0x43b8 + 0x43b8 + 0xb0 + + + + .debug_line + 0x4468 + 0x4468 + 0x7e + + + + .debug_line + 0x44e6 + 0x44e6 + 0x64 + + + + .debug_line + 0x454a + 0x454a + 0x87 + + + + .debug_line + 0x45d1 + 0x45d1 + 0x50 + + + + .debug_line + 0x4621 + 0x4621 + 0x4e + + + + .debug_line + 0x466f + 0x466f + 0x161 + + + + .debug_line + 0x47d0 + 0x47d0 + 0x68 + + + + .debug_line + 0x4838 + 0x4838 + 0x8c + + + + .debug_line + 0x48c4 + 0x48c4 + 0x38 + + + + .debug_line + 0x48fc + 0x48fc + 0x69 + + + + .debug_line + 0x4965 + 0x4965 + 0xf9 + + + + .debug_line + 0x4a5e + 0x4a5e + 0x79 + + + + .debug_line + 0x4ad7 + 0x4ad7 + 0x80 + + + + .debug_line + 0x4b57 + 0x4b57 + 0xa4 + + + + .debug_line + 0x4bfb + 0x4bfb + 0x51 + + + + .debug_line + 0x4c4c + 0x4c4c + 0xa3 + + + + .debug_line + 0x4cef + 0x4cef + 0x9d + + + + .debug_line + 0x4d8c + 0x4d8c + 0x50 + + + + .debug_line + 0x4ddc + 0x4ddc + 0x50 + + + + .debug_line + 0x4e2c + 0x4e2c + 0x67 + + + + .debug_line + 0x4e93 + 0x4e93 + 0x62 + + + + .debug_line + 0x4ef5 + 0x4ef5 + 0x59 + + + + .debug_line + 0x4f4e + 0x4f4e + 0x50 + + + + .debug_line + 0x4f9e + 0x4f9e + 0x53 + + + + .debug_line + 0x4ff1 + 0x4ff1 + 0x53 + + + + .debug_line + 0x5044 + 0x5044 + 0x50 + + + + .debug_line + 0x5094 + 0x5094 + 0x96 + + + + .debug_line + 0x512a + 0x512a + 0x70 + + + + .debug_line + 0x519a + 0x519a + 0x3c4 + + + + .debug_line + 0x555e + 0x555e + 0x4a + + + + .debug_line + 0x55a8 + 0x55a8 + 0x38 + + + + .debug_line + 0x55e0 + 0x55e0 + 0x83 + + + + .debug_line + 0x5663 + 0x5663 + 0x21 + + + + .debug_line + 0x5684 + 0x5684 + 0x32 + + + + .debug_line + 0x56b6 + 0x56b6 + 0x32 + + + + .debug_line + 0x56e8 + 0x56e8 + 0x32 + + + + .debug_line + 0x571a + 0x571a + 0x32 + + + + .debug_line + 0x574c + 0x574c + 0x72 + + + + .debug_line + 0x57be + 0x57be + 0x55 + + + + .debug_line + 0x5813 + 0x5813 + 0x75 + + + + .debug_line + 0x5888 + 0x5888 + 0x48 + + + + .debug_line + 0x58d0 + 0x58d0 + 0x59 + + + + .debug_line + 0x5929 + 0x5929 + 0x78 + + + + .debug_line + 0x59a1 + 0x59a1 + 0x49 + + + + .debug_line + 0x59ea + 0x59ea + 0x56 + + + + .debug_line + 0x5a40 + 0x5a40 + 0x6c + + + + .debug_line + 0x5aac + 0x5aac + 0xf7 + + + + .debug_line + 0x5ba3 + 0x5ba3 + 0xbf + + + + .debug_line + 0x5c62 + 0x5c62 + 0x21 + + + + .debug_line + 0x5c83 + 0x5c83 + 0x50 + + + + .debug_line + 0x5cd3 + 0x5cd3 + 0xae + + + + .debug_line + 0x5d81 + 0x5d81 + 0x6d + + + + .debug_line + 0x5dee + 0x5dee + 0x3f + + + + .debug_line + 0x5e2d + 0x5e2d + 0x21 + + + + .debug_line + 0x5e4e + 0x5e4e + 0x74 + + + + .debug_line + 0x5ec2 + 0x5ec2 + 0x21 + + + + .debug_line + 0x5ee3 + 0x5ee3 + 0x52 + + + + .debug_line + 0x5f35 + 0x5f35 + 0x21 + + + + .debug_line + 0x5f56 + 0x5f56 + 0x57 + + + + .debug_line + 0x5fad + 0x5fad + 0x21 + + + + .debug_line + 0x5fce + 0x5fce + 0x9a + + + + .debug_line + 0x6068 + 0x6068 + 0x21 + + + + .debug_line + 0x6089 + 0x6089 + 0x2b + + + + .debug_line + 0x60b4 + 0x60b4 + 0x66 + + + + .debug_line + 0x611a + 0x611a + 0x21 + + + + .debug_line + 0x613b + 0x613b + 0x2c + + + + .debug_line + 0x6167 + 0x6167 + 0x2c + + + + .debug_line + 0x6193 + 0x6193 + 0x5f + + + + .debug_line + 0x61f2 + 0x61f2 + 0x21 + + + + .debug_line + 0x6213 + 0x6213 + 0x4e + + + + .debug_line + 0x6261 + 0x6261 + 0x30 + + + + .debug_line + 0x6291 + 0x6291 + 0xaf + + + + .debug_line + 0x6340 + 0x6340 + 0x21 + + + + .debug_line + 0x6361 + 0x6361 + 0x63 + + + + .debug_line + 0x63c4 + 0x63c4 + 0x21 + + + + .debug_line + 0x63e5 + 0x63e5 + 0x3b + + + + .debug_line + 0x6420 + 0x6420 + 0x21 + + + + .debug_abbrev + 0x0 + 0x0 + 0x25 + + + + .debug_abbrev + 0x25 + 0x25 + 0x25 + + + + .debug_abbrev + 0x4a + 0x4a + 0x3b + + + + .debug_abbrev + 0x85 + 0x85 + 0x3b + + + + .debug_abbrev + 0xc0 + 0xc0 + 0x3b + + + + .debug_abbrev + 0xfb + 0xfb + 0x3b + + + + .debug_abbrev + 0x136 + 0x136 + 0x3b + + + + .debug_abbrev + 0x171 + 0x171 + 0x3b + + + + .debug_abbrev + 0x1ac + 0x1ac + 0x3b + + + + .debug_abbrev + 0x1e7 + 0x1e7 + 0x3b + + + + .debug_abbrev + 0x222 + 0x222 + 0x3b + + + + .debug_abbrev + 0x25d + 0x25d + 0x3b + + + + .debug_abbrev + 0x298 + 0x298 + 0x3b + + + + .debug_abbrev + 0x2d3 + 0x2d3 + 0x3b + + + + .debug_abbrev + 0x30e + 0x30e + 0x3b + + + + .debug_abbrev + 0x349 + 0x349 + 0x3b + + + + .debug_abbrev + 0x384 + 0x384 + 0x3b + + + + .debug_abbrev + 0x3bf + 0x3bf + 0x3b + + + + .debug_abbrev + 0x3fa + 0x3fa + 0x3b + + + + .debug_abbrev + 0x435 + 0x435 + 0x3b + + + + .debug_abbrev + 0x470 + 0x470 + 0x3b + + + + .debug_abbrev + 0x4ab + 0x4ab + 0x3b + + + + .debug_abbrev + 0x4e6 + 0x4e6 + 0x3b + + + + .debug_abbrev + 0x521 + 0x521 + 0x3b + + + + .debug_abbrev + 0x55c + 0x55c + 0x3b + + + + .debug_abbrev + 0x597 + 0x597 + 0x3b + + + + .debug_abbrev + 0x5d2 + 0x5d2 + 0x3b + + + + .debug_abbrev + 0x60d + 0x60d + 0x3b + + + + .debug_abbrev + 0x648 + 0x648 + 0x3b + + + + .debug_abbrev + 0x683 + 0x683 + 0x3b + + + + .debug_abbrev + 0x6be + 0x6be + 0x3b + + + + .debug_abbrev + 0x6f9 + 0x6f9 + 0x3b + + + + .debug_abbrev + 0x734 + 0x734 + 0x3b + + + + .debug_abbrev + 0x76f + 0x76f + 0x3b + + + + .debug_abbrev + 0x7aa + 0x7aa + 0x3b + + + + .debug_abbrev + 0x7e5 + 0x7e5 + 0x3b + + + + .debug_abbrev + 0x820 + 0x820 + 0x3b + + + + .debug_abbrev + 0x85b + 0x85b + 0x3b + + + + .debug_abbrev + 0x896 + 0x896 + 0x3b + + + + .debug_abbrev + 0x8d1 + 0x8d1 + 0x3b + + + + .debug_abbrev + 0x90c + 0x90c + 0x3b + + + + .debug_abbrev + 0x947 + 0x947 + 0x3b + + + + .debug_abbrev + 0x982 + 0x982 + 0x3b + + + + .debug_abbrev + 0x9bd + 0x9bd + 0x3b + + + + .debug_abbrev + 0x9f8 + 0x9f8 + 0x3b + + + + .debug_abbrev + 0xa33 + 0xa33 + 0x3b + + + + .debug_abbrev + 0xa6e + 0xa6e + 0x3b + + + + .debug_abbrev + 0xaa9 + 0xaa9 + 0x3b + + + + .debug_abbrev + 0xae4 + 0xae4 + 0x3b + + + + .debug_abbrev + 0xb1f + 0xb1f + 0x3b + + + + .debug_abbrev + 0xb5a + 0xb5a + 0x3b + + + + .debug_abbrev + 0xb95 + 0xb95 + 0x3b + + + + .debug_abbrev + 0xbd0 + 0xbd0 + 0x3b + + + + .debug_abbrev + 0xc0b + 0xc0b + 0x3b + + + + .debug_abbrev + 0xc46 + 0xc46 + 0x3b + + + + .debug_abbrev + 0xc81 + 0xc81 + 0x3b + + + + .debug_abbrev + 0xcbc + 0xcbc + 0x3b + + + + .debug_abbrev + 0xcf7 + 0xcf7 + 0x3b + + + + .debug_abbrev + 0xd32 + 0xd32 + 0x3b + + + + .debug_abbrev + 0xd6d + 0xd6d + 0x3b + + + + .debug_abbrev + 0xda8 + 0xda8 + 0x3b + + + + .debug_abbrev + 0xde3 + 0xde3 + 0x3b + + + + .debug_abbrev + 0xe1e + 0xe1e + 0x3b + + + + .debug_abbrev + 0xe59 + 0xe59 + 0x3b + + + + .debug_abbrev + 0xe94 + 0xe94 + 0x3b + + + + .debug_abbrev + 0xecf + 0xecf + 0x3b + + + + .debug_abbrev + 0xf0a + 0xf0a + 0x3b + + + + .debug_abbrev + 0xf45 + 0xf45 + 0x3b + + + + .debug_abbrev + 0xf80 + 0xf80 + 0x3b + + + + .debug_abbrev + 0xfbb + 0xfbb + 0x3b + + + + .debug_abbrev + 0xff6 + 0xff6 + 0x3b + + + + .debug_abbrev + 0x1031 + 0x1031 + 0x3b + + + + .debug_abbrev + 0x106c + 0x106c + 0x3b + + + + .debug_abbrev + 0x10a7 + 0x10a7 + 0x3b + + + + .debug_abbrev + 0x10e2 + 0x10e2 + 0x3b + + + + .debug_abbrev + 0x111d + 0x111d + 0x3b + + + + .debug_abbrev + 0x1158 + 0x1158 + 0x3b + + + + .debug_abbrev + 0x1193 + 0x1193 + 0x3b + + + + .debug_abbrev + 0x11ce + 0x11ce + 0x3b + + + + .debug_abbrev + 0x1209 + 0x1209 + 0x3b + + + + .debug_abbrev + 0x1244 + 0x1244 + 0x3b + + + + .debug_abbrev + 0x127f + 0x127f + 0x3b + + + + .debug_abbrev + 0x12ba + 0x12ba + 0x3b + + + + .debug_abbrev + 0x12f5 + 0x12f5 + 0x3b + + + + .debug_abbrev + 0x1330 + 0x1330 + 0x3b + + + + .debug_abbrev + 0x136b + 0x136b + 0x3b + + + + .debug_abbrev + 0x13a6 + 0x13a6 + 0x3b + + + + .debug_abbrev + 0x13e1 + 0x13e1 + 0x3b + + + + .debug_abbrev + 0x141c + 0x141c + 0x3b + + + + .debug_abbrev + 0x1457 + 0x1457 + 0x3b + + + + .debug_abbrev + 0x1492 + 0x1492 + 0x3b + + + + .debug_abbrev + 0x14cd + 0x14cd + 0x3b + + + + .debug_abbrev + 0x1508 + 0x1508 + 0x3b + + + + .debug_abbrev + 0x1543 + 0x1543 + 0x3b + + + + .debug_abbrev + 0x157e + 0x157e + 0x3b + + + + .debug_abbrev + 0x15b9 + 0x15b9 + 0x3b + + + + .debug_abbrev + 0x15f4 + 0x15f4 + 0x3b + + + + .debug_abbrev + 0x162f + 0x162f + 0x3b + + + + .debug_abbrev + 0x166a + 0x166a + 0x3b + + + + .debug_abbrev + 0x16a5 + 0x16a5 + 0x3b + + + + .debug_abbrev + 0x16e0 + 0x16e0 + 0x3b + + + + .debug_abbrev + 0x171b + 0x171b + 0x3b + + + + .debug_abbrev + 0x1756 + 0x1756 + 0x3b + + + + .debug_abbrev + 0x1791 + 0x1791 + 0x3b + + + + .debug_abbrev + 0x17cc + 0x17cc + 0x3b + + + + .debug_abbrev + 0x1807 + 0x1807 + 0x3b + + + + .debug_abbrev + 0x1842 + 0x1842 + 0x3b + + + + .debug_abbrev + 0x187d + 0x187d + 0x3b + + + + .debug_abbrev + 0x18b8 + 0x18b8 + 0x3b + + + + .debug_abbrev + 0x18f3 + 0x18f3 + 0x3b + + + + .debug_abbrev + 0x192e + 0x192e + 0x3b + + + + .debug_abbrev + 0x1969 + 0x1969 + 0x3b + + + + .debug_abbrev + 0x19a4 + 0x19a4 + 0x3b + + + + .debug_abbrev + 0x19df + 0x19df + 0x3b + + + + .debug_abbrev + 0x1a1a + 0x1a1a + 0x3b + + + + .debug_abbrev + 0x1a55 + 0x1a55 + 0x3b + + + + .debug_abbrev + 0x1a90 + 0x1a90 + 0x3b + + + + .debug_abbrev + 0x1acb + 0x1acb + 0x3b + + + + .debug_abbrev + 0x1b06 + 0x1b06 + 0x3b + + + + .debug_abbrev + 0x1b41 + 0x1b41 + 0x3b + + + + .debug_abbrev + 0x1b7c + 0x1b7c + 0x3b + + + + .debug_abbrev + 0x1bb7 + 0x1bb7 + 0x3b + + + + .debug_abbrev + 0x1bf2 + 0x1bf2 + 0x3b + + + + .debug_abbrev + 0x1c2d + 0x1c2d + 0x3b + + + + .debug_abbrev + 0x1c68 + 0x1c68 + 0x3b + + + + .debug_abbrev + 0x1ca3 + 0x1ca3 + 0x3b + + + + .debug_abbrev + 0x1cde + 0x1cde + 0x3b + + + + .debug_abbrev + 0x1d19 + 0x1d19 + 0x3b + + + + .debug_abbrev + 0x1d54 + 0x1d54 + 0x3b + + + + .debug_abbrev + 0x1d8f + 0x1d8f + 0x3b + + + + .debug_abbrev + 0x1dca + 0x1dca + 0x3b + + + + .debug_abbrev + 0x1e05 + 0x1e05 + 0x3b + + + + .debug_abbrev + 0x1e40 + 0x1e40 + 0x3b + + + + .debug_abbrev + 0x1e7b + 0x1e7b + 0x3b + + + + .debug_abbrev + 0x1eb6 + 0x1eb6 + 0x3b + + + + .debug_abbrev + 0x1ef1 + 0x1ef1 + 0x3b + + + + .debug_abbrev + 0x1f2c + 0x1f2c + 0x3b + + + + .debug_abbrev + 0x1f67 + 0x1f67 + 0x3b + + + + .debug_abbrev + 0x1fa2 + 0x1fa2 + 0x3b + + + + .debug_abbrev + 0x1fdd + 0x1fdd + 0x3b + + + + .debug_abbrev + 0x2018 + 0x2018 + 0x3b + + + + .debug_abbrev + 0x2053 + 0x2053 + 0x3b + + + + .debug_abbrev + 0x208e + 0x208e + 0x3b + + + + .debug_abbrev + 0x20c9 + 0x20c9 + 0x3b + + + + .debug_abbrev + 0x2104 + 0x2104 + 0x3b + + + + .debug_abbrev + 0x213f + 0x213f + 0x3b + + + + .debug_abbrev + 0x217a + 0x217a + 0x3b + + + + .debug_abbrev + 0x21b5 + 0x21b5 + 0x3b + + + + .debug_abbrev + 0x21f0 + 0x21f0 + 0x3b + + + + .debug_abbrev + 0x222b + 0x222b + 0x3b + + + + .debug_abbrev + 0x2266 + 0x2266 + 0x3b + + + + .debug_abbrev + 0x22a1 + 0x22a1 + 0x3b + + + + .debug_abbrev + 0x22dc + 0x22dc + 0x3b + + + + .debug_abbrev + 0x2317 + 0x2317 + 0x3b + + + + .debug_abbrev + 0x2352 + 0x2352 + 0x3b + + + + .debug_abbrev + 0x238d + 0x238d + 0x3b + + + + .debug_abbrev + 0x23c8 + 0x23c8 + 0x3b + + + + .debug_abbrev + 0x2403 + 0x2403 + 0x3b + + + + .debug_abbrev + 0x243e + 0x243e + 0x3b + + + + .debug_abbrev + 0x2479 + 0x2479 + 0x3b + + + + .debug_abbrev + 0x24b4 + 0x24b4 + 0x3b + + + + .debug_abbrev + 0x24ef + 0x24ef + 0x3b + + + + .debug_abbrev + 0x252a + 0x252a + 0x3b + + + + .debug_abbrev + 0x2565 + 0x2565 + 0x3b + + + + .debug_abbrev + 0x25a0 + 0x25a0 + 0x3b + + + + .debug_abbrev + 0x25db + 0x25db + 0x3b + + + + .debug_abbrev + 0x2616 + 0x2616 + 0x3b + + + + .debug_abbrev + 0x2651 + 0x2651 + 0x3b + + + + .debug_abbrev + 0x268c + 0x268c + 0x3b + + + + .debug_abbrev + 0x26c7 + 0x26c7 + 0x3b + + + + .debug_abbrev + 0x2702 + 0x2702 + 0x3b + + + + .debug_abbrev + 0x273d + 0x273d + 0x3b + + + + .debug_abbrev + 0x2778 + 0x2778 + 0x3b + + + + .debug_abbrev + 0x27b3 + 0x27b3 + 0x3b + + + + .debug_abbrev + 0x27ee + 0x27ee + 0x3b + + + + .debug_abbrev + 0x2829 + 0x2829 + 0x3b + + + + .debug_abbrev + 0x2864 + 0x2864 + 0x3b + + + + .debug_abbrev + 0x289f + 0x289f + 0x3b + + + + .debug_abbrev + 0x28da + 0x28da + 0x3b + + + + .debug_abbrev + 0x2915 + 0x2915 + 0x3b + + + + .debug_abbrev + 0x2950 + 0x2950 + 0x3b + + + + .debug_abbrev + 0x298b + 0x298b + 0x3b + + + + .debug_abbrev + 0x29c6 + 0x29c6 + 0x3b + + + + .debug_abbrev + 0x2a01 + 0x2a01 + 0x3b + + + + .debug_abbrev + 0x2a3c + 0x2a3c + 0x3b + + + + .debug_abbrev + 0x2a77 + 0x2a77 + 0x3b + + + + .debug_abbrev + 0x2ab2 + 0x2ab2 + 0x3b + + + + .debug_abbrev + 0x2aed + 0x2aed + 0x3b + + + + .debug_abbrev + 0x2b28 + 0x2b28 + 0x3b + + + + .debug_abbrev + 0x2b63 + 0x2b63 + 0x3b + + + + .debug_abbrev + 0x2b9e + 0x2b9e + 0x3b + + + + .debug_abbrev + 0x2bd9 + 0x2bd9 + 0x3b + + + + .debug_abbrev + 0x2c14 + 0x2c14 + 0x3b + + + + .debug_abbrev + 0x2c4f + 0x2c4f + 0x3b + + + + .debug_abbrev + 0x2c8a + 0x2c8a + 0x3b + + + + .debug_abbrev + 0x2cc5 + 0x2cc5 + 0x3b + + + + .debug_abbrev + 0x2d00 + 0x2d00 + 0x3b + + + + .debug_abbrev + 0x2d3b + 0x2d3b + 0x3b + + + + .debug_abbrev + 0x2d76 + 0x2d76 + 0x3b + + + + .debug_abbrev + 0x2db1 + 0x2db1 + 0x3b + + + + .debug_abbrev + 0x2dec + 0x2dec + 0x3b + + + + .debug_abbrev + 0x2e27 + 0x2e27 + 0x3b + + + + .debug_abbrev + 0x2e62 + 0x2e62 + 0x3b + + + + .debug_abbrev + 0x2e9d + 0x2e9d + 0x3b + + + + .debug_abbrev + 0x2ed8 + 0x2ed8 + 0x3b + + + + .debug_abbrev + 0x2f13 + 0x2f13 + 0x3b + + + + .debug_abbrev + 0x2f4e + 0x2f4e + 0x49 + + + + .debug_abbrev + 0x2f97 + 0x2f97 + 0x3b + + + + .debug_abbrev + 0x2fd2 + 0x2fd2 + 0x1c + + + + .debug_abbrev + 0x2fee + 0x2fee + 0x26 + + + + .debug_abbrev + 0x3014 + 0x3014 + 0x26 + + + + .debug_abbrev + 0x303a + 0x303a + 0x26 + + + + .debug_abbrev + 0x3060 + 0x3060 + 0x26 + + + + .debug_abbrev + 0x3086 + 0x3086 + 0x26 + + + + .debug_abbrev + 0x30ac + 0x30ac + 0x26 + + + + .debug_abbrev + 0x30d2 + 0x30d2 + 0x26 + + + + .debug_abbrev + 0x30f8 + 0x30f8 + 0x26 + + + + .debug_abbrev + 0x311e + 0x311e + 0x26 + + + + .debug_abbrev + 0x3144 + 0x3144 + 0x26 + + + + .debug_abbrev + 0x316a + 0x316a + 0x26 + + + + .debug_abbrev + 0x3190 + 0x3190 + 0x26 + + + + .debug_abbrev + 0x31b6 + 0x31b6 + 0x26 + + + + .debug_abbrev + 0x31dc + 0x31dc + 0x182 + + + + .debug_abbrev + 0x335e + 0x335e + 0x51 + + + + .debug_abbrev + 0x33af + 0x33af + 0x5c + + + + .debug_abbrev + 0x340b + 0x340b + 0x5c + + + + .debug_abbrev + 0x3467 + 0x3467 + 0x46 + + + + .debug_abbrev + 0x34ad + 0x34ad + 0x5f + + + + .debug_abbrev + 0x350c + 0x350c + 0x15a + + + + .debug_abbrev + 0x3666 + 0x3666 + 0x46 + + + + .debug_abbrev + 0x36ac + 0x36ac + 0xde + + + + .debug_abbrev + 0x378a + 0x378a + 0x28 + + + + .debug_abbrev + 0x37b2 + 0x37b2 + 0x51 + + + + .debug_abbrev + 0x3803 + 0x3803 + 0x126 + + + + .debug_abbrev + 0x3929 + 0x3929 + 0x63 + + + + .debug_abbrev + 0x398c + 0x398c + 0x6c + + + + .debug_abbrev + 0x39f8 + 0x39f8 + 0x46 + + + + .debug_abbrev + 0x3a3e + 0x3a3e + 0x51 + + + + .debug_abbrev + 0x3a8f + 0x3a8f + 0x6a + + + + .debug_abbrev + 0x3af9 + 0x3af9 + 0x6a + + + + .debug_abbrev + 0x3b63 + 0x3b63 + 0x46 + + + + .debug_abbrev + 0x3ba9 + 0x3ba9 + 0x46 + + + + .debug_abbrev + 0x3bef + 0x3bef + 0x5d + + + + .debug_abbrev + 0x3c4c + 0x3c4c + 0x54 + + + + .debug_abbrev + 0x3ca0 + 0x3ca0 + 0x54 + + + + .debug_abbrev + 0x3cf4 + 0x3cf4 + 0x46 + + + + .debug_abbrev + 0x3d3a + 0x3d3a + 0x54 + + + + .debug_abbrev + 0x3d8e + 0x3d8e + 0x54 + + + + .debug_abbrev + 0x3de2 + 0x3de2 + 0x46 + + + + .debug_abbrev + 0x3e28 + 0x3e28 + 0x6c + + + + .debug_abbrev + 0x3e94 + 0x3e94 + 0x6a + + + + .debug_abbrev + 0x3efe + 0x3efe + 0x16c + + + + .debug_abbrev + 0x406a + 0x406a + 0x33 + + + + .debug_abbrev + 0x409d + 0x409d + 0x26 + + + + .debug_abbrev + 0x40c3 + 0x40c3 + 0x53 + + + + .debug_abbrev + 0x4116 + 0x4116 + 0x5b + + + + .debug_abbrev + 0x4171 + 0x4171 + 0x26 + + + + .debug_abbrev + 0x4197 + 0x4197 + 0x28 + + + + .debug_abbrev + 0x41bf + 0x41bf + 0x28 + + + + .debug_abbrev + 0x41e7 + 0x41e7 + 0x26 + + + + .debug_abbrev + 0x420d + 0x420d + 0x61 + + + + .debug_abbrev + 0x426e + 0x426e + 0x6a + + + + .debug_abbrev + 0x42d8 + 0x42d8 + 0x5f + + + + .debug_abbrev + 0x4337 + 0x4337 + 0x6a + + + + .debug_abbrev + 0x43a1 + 0x43a1 + 0x5c + + + + .debug_abbrev + 0x43fd + 0x43fd + 0x6a + + + + .debug_abbrev + 0x4467 + 0x4467 + 0x5c + + + + .debug_abbrev + 0x44c3 + 0x44c3 + 0x5c + + + + .debug_abbrev + 0x451f + 0x451f + 0x5c + + + + .debug_abbrev + 0x457b + 0x457b + 0xf7 + + + + .debug_abbrev + 0x4672 + 0x4672 + 0x6f + + + + .debug_abbrev + 0x46e1 + 0x46e1 + 0x3b + + + + .debug_abbrev + 0x471c + 0x471c + 0x3d + + + + .debug_abbrev + 0x4759 + 0x4759 + 0x3b + + + + .debug_abbrev + 0x4794 + 0x4794 + 0x3b + + + + .debug_abbrev + 0x47cf + 0x47cf + 0x4b + + + + .debug_abbrev + 0x481a + 0x481a + 0x1c + + + + .debug_abbrev + 0x4836 + 0x4836 + 0x71 + + + + .debug_abbrev + 0x48a7 + 0x48a7 + 0xb3 + + + + .debug_abbrev + 0x495a + 0x495a + 0x6d + + + + .debug_abbrev + 0x49c7 + 0x49c7 + 0x44 + + + + .debug_abbrev + 0x4a0b + 0x4a0b + 0x6d + + + + .debug_abbrev + 0x4a78 + 0x4a78 + 0x44 + + + + .debug_abbrev + 0x4abc + 0x4abc + 0x5f + + + + .debug_abbrev + 0x4b1b + 0x4b1b + 0x44 + + + + .debug_abbrev + 0x4b5f + 0x4b5f + 0x28 + + + + .debug_abbrev + 0x4b87 + 0x4b87 + 0xa0 + + + + .debug_abbrev + 0x4c27 + 0x4c27 + 0x57 + + + + .debug_abbrev + 0x4c7e + 0x4c7e + 0x28 + + + + .debug_abbrev + 0x4ca6 + 0x4ca6 + 0x28 + + + + .debug_abbrev + 0x4cce + 0x4cce + 0x5f + + + + .debug_abbrev + 0x4d2d + 0x4d2d + 0x3a + + + + .debug_abbrev + 0x4d67 + 0x4d67 + 0x64 + + + + .debug_abbrev + 0x4dcb + 0x4dcb + 0x79 + + + + .debug_abbrev + 0x4e44 + 0x4e44 + 0x61 + + + + .debug_abbrev + 0x4ea5 + 0x4ea5 + 0x44 + + + + .debug_abbrev + 0x4ee9 + 0x4ee9 + 0x61 + + + + .debug_abbrev + 0x4f4a + 0x4f4a + 0x44 + + + + .debug_abbrev + 0x4f8e + 0x4f8e + 0x49 + + + + .debug_abbrev + 0x4fd7 + 0x4fd7 + 0x1c + + + + .debug_abbrev + 0x4ff3 + 0x4ff3 + 0xf + + + .debug_aranges + 0x0 + 0x0 + 0x20 + + + + .debug_aranges + 0x20 + 0x20 + 0x20 + + + + .debug_aranges + 0x40 + 0x40 + 0x20 + + + + .debug_aranges + 0x60 + 0x60 + 0x20 + + + + .debug_aranges + 0x80 + 0x80 + 0x20 + + + + .debug_aranges + 0xa0 + 0xa0 + 0x20 + + + + .debug_aranges + 0xc0 + 0xc0 + 0x20 + + + + .debug_aranges + 0xe0 + 0xe0 + 0x20 + + + + .debug_aranges + 0x100 + 0x100 + 0x20 + + + + .debug_aranges + 0x120 + 0x120 + 0x20 + + + + .debug_aranges + 0x140 + 0x140 + 0x20 + + + + .debug_aranges + 0x160 + 0x160 + 0x20 + + + + .debug_aranges + 0x180 + 0x180 + 0x20 + + + + .debug_aranges + 0x1a0 + 0x1a0 + 0x20 + + + + .debug_aranges + 0x1c0 + 0x1c0 + 0x20 + + + + .debug_aranges + 0x1e0 + 0x1e0 + 0x20 + + + + .debug_aranges + 0x200 + 0x200 + 0x20 + + + + .debug_aranges + 0x220 + 0x220 + 0x20 + + + + .debug_aranges + 0x240 + 0x240 + 0x20 + + + + .debug_aranges + 0x260 + 0x260 + 0x20 + + + + .debug_aranges + 0x280 + 0x280 + 0x20 + + + + .debug_aranges + 0x2a0 + 0x2a0 + 0x20 + + + + .debug_aranges + 0x2c0 + 0x2c0 + 0x20 + + + + .debug_aranges + 0x2e0 + 0x2e0 + 0x20 + + + + .debug_aranges + 0x300 + 0x300 + 0x20 + + + + .debug_aranges + 0x320 + 0x320 + 0x20 + + + + .debug_aranges + 0x340 + 0x340 + 0x20 + + + + .debug_aranges + 0x360 + 0x360 + 0x20 + + + + .debug_aranges + 0x380 + 0x380 + 0x20 + + + + .debug_aranges + 0x3a0 + 0x3a0 + 0x20 + + + + .debug_aranges + 0x3c0 + 0x3c0 + 0x20 + + + + .debug_aranges + 0x3e0 + 0x3e0 + 0x20 + + + + .debug_aranges + 0x400 + 0x400 + 0x20 + + + + .debug_aranges + 0x420 + 0x420 + 0x20 + + + + .debug_aranges + 0x440 + 0x440 + 0x20 + + + + .debug_aranges + 0x460 + 0x460 + 0x20 + + + + .debug_aranges + 0x480 + 0x480 + 0x20 + + + + .debug_aranges + 0x4a0 + 0x4a0 + 0x20 + + + + .debug_aranges + 0x4c0 + 0x4c0 + 0x20 + + + + .debug_aranges + 0x4e0 + 0x4e0 + 0x20 + + + + .debug_aranges + 0x500 + 0x500 + 0x20 + + + + .debug_aranges + 0x520 + 0x520 + 0x20 + + + + .debug_aranges + 0x540 + 0x540 + 0x20 + + + + .debug_aranges + 0x560 + 0x560 + 0x20 + + + + .debug_aranges + 0x580 + 0x580 + 0x20 + + + + .debug_aranges + 0x5a0 + 0x5a0 + 0x20 + + + + .debug_aranges + 0x5c0 + 0x5c0 + 0x20 + + + + .debug_aranges + 0x5e0 + 0x5e0 + 0x20 + + + + .debug_aranges + 0x600 + 0x600 + 0x20 + + + + .debug_aranges + 0x620 + 0x620 + 0x20 + + + + .debug_aranges + 0x640 + 0x640 + 0x20 + + + + .debug_aranges + 0x660 + 0x660 + 0x20 + + + + .debug_aranges + 0x680 + 0x680 + 0x20 + + + + .debug_aranges + 0x6a0 + 0x6a0 + 0x20 + + + + .debug_aranges + 0x6c0 + 0x6c0 + 0x20 + + + + .debug_aranges + 0x6e0 + 0x6e0 + 0x20 + + + + .debug_aranges + 0x700 + 0x700 + 0x20 + + + + .debug_aranges + 0x720 + 0x720 + 0x20 + + + + .debug_aranges + 0x740 + 0x740 + 0x20 + + + + .debug_aranges + 0x760 + 0x760 + 0x20 + + + + .debug_aranges + 0x780 + 0x780 + 0x20 + + + + .debug_aranges + 0x7a0 + 0x7a0 + 0x20 + + + + .debug_aranges + 0x7c0 + 0x7c0 + 0x20 + + + + .debug_aranges + 0x7e0 + 0x7e0 + 0x20 + + + + .debug_aranges + 0x800 + 0x800 + 0x20 + + + + .debug_aranges + 0x820 + 0x820 + 0x20 + + + + .debug_aranges + 0x840 + 0x840 + 0x20 + + + + .debug_aranges + 0x860 + 0x860 + 0x20 + + + + .debug_aranges + 0x880 + 0x880 + 0x20 + + + + .debug_aranges + 0x8a0 + 0x8a0 + 0x20 + + + + .debug_aranges + 0x8c0 + 0x8c0 + 0x20 + + + + .debug_aranges + 0x8e0 + 0x8e0 + 0x20 + + + + .debug_aranges + 0x900 + 0x900 + 0x20 + + + + .debug_aranges + 0x920 + 0x920 + 0x20 + + + + .debug_aranges + 0x940 + 0x940 + 0x20 + + + + .debug_aranges + 0x960 + 0x960 + 0x20 + + + + .debug_aranges + 0x980 + 0x980 + 0x20 + + + + .debug_aranges + 0x9a0 + 0x9a0 + 0x20 + + + + .debug_aranges + 0x9c0 + 0x9c0 + 0x20 + + + + .debug_aranges + 0x9e0 + 0x9e0 + 0x20 + + + + .debug_aranges + 0xa00 + 0xa00 + 0x20 + + + + .debug_aranges + 0xa20 + 0xa20 + 0x20 + + + + .debug_aranges + 0xa40 + 0xa40 + 0x20 + + + + .debug_aranges + 0xa60 + 0xa60 + 0x20 + + + + .debug_aranges + 0xa80 + 0xa80 + 0x20 + + + + .debug_aranges + 0xaa0 + 0xaa0 + 0x20 + + + + .debug_aranges + 0xac0 + 0xac0 + 0x20 + + + + .debug_aranges + 0xae0 + 0xae0 + 0x20 + + + + .debug_aranges + 0xb00 + 0xb00 + 0x20 + + + + .debug_aranges + 0xb20 + 0xb20 + 0x20 + + + + .debug_aranges + 0xb40 + 0xb40 + 0x20 + + + + .debug_aranges + 0xb60 + 0xb60 + 0x20 + + + + .debug_aranges + 0xb80 + 0xb80 + 0x20 + + + + .debug_aranges + 0xba0 + 0xba0 + 0x20 + + + + .debug_aranges + 0xbc0 + 0xbc0 + 0x20 + + + + .debug_aranges + 0xbe0 + 0xbe0 + 0x20 + + + + .debug_aranges + 0xc00 + 0xc00 + 0x20 + + + + .debug_aranges + 0xc20 + 0xc20 + 0x20 + + + + .debug_aranges + 0xc40 + 0xc40 + 0x20 + + + + .debug_aranges + 0xc60 + 0xc60 + 0x20 + + + + .debug_aranges + 0xc80 + 0xc80 + 0x20 + + + + .debug_aranges + 0xca0 + 0xca0 + 0x20 + + + + .debug_aranges + 0xcc0 + 0xcc0 + 0x20 + + + + .debug_aranges + 0xce0 + 0xce0 + 0x20 + + + + .debug_aranges + 0xd00 + 0xd00 + 0x20 + + + + .debug_aranges + 0xd20 + 0xd20 + 0x20 + + + + .debug_aranges + 0xd40 + 0xd40 + 0x20 + + + + .debug_aranges + 0xd60 + 0xd60 + 0x20 + + + + .debug_aranges + 0xd80 + 0xd80 + 0x20 + + + + .debug_aranges + 0xda0 + 0xda0 + 0x20 + + + + .debug_aranges + 0xdc0 + 0xdc0 + 0x20 + + + + .debug_aranges + 0xde0 + 0xde0 + 0x20 + + + + .debug_aranges + 0xe00 + 0xe00 + 0x20 + + + + .debug_aranges + 0xe20 + 0xe20 + 0x20 + + + + .debug_aranges + 0xe40 + 0xe40 + 0x20 + + + + .debug_aranges + 0xe60 + 0xe60 + 0x20 + + + + .debug_aranges + 0xe80 + 0xe80 + 0x20 + + + + .debug_aranges + 0xea0 + 0xea0 + 0x20 + + + + .debug_aranges + 0xec0 + 0xec0 + 0x20 + + + + .debug_aranges + 0xee0 + 0xee0 + 0x20 + + + + .debug_aranges + 0xf00 + 0xf00 + 0x20 + + + + .debug_aranges + 0xf20 + 0xf20 + 0x20 + + + + .debug_aranges + 0xf40 + 0xf40 + 0x20 + + + + .debug_aranges + 0xf60 + 0xf60 + 0x20 + + + + .debug_aranges + 0xf80 + 0xf80 + 0x20 + + + + .debug_aranges + 0xfa0 + 0xfa0 + 0x20 + + + + .debug_aranges + 0xfc0 + 0xfc0 + 0x20 + + + + .debug_aranges + 0xfe0 + 0xfe0 + 0x20 + + + + .debug_aranges + 0x1000 + 0x1000 + 0x20 + + + + .debug_aranges + 0x1020 + 0x1020 + 0x20 + + + + .debug_aranges + 0x1040 + 0x1040 + 0x20 + + + + .debug_aranges + 0x1060 + 0x1060 + 0x20 + + + + .debug_aranges + 0x1080 + 0x1080 + 0x20 + + + + .debug_aranges + 0x10a0 + 0x10a0 + 0x20 + + + + .debug_aranges + 0x10c0 + 0x10c0 + 0x20 + + + + .debug_aranges + 0x10e0 + 0x10e0 + 0x20 + + + + .debug_aranges + 0x1100 + 0x1100 + 0x20 + + + + .debug_aranges + 0x1120 + 0x1120 + 0x20 + + + + .debug_aranges + 0x1140 + 0x1140 + 0x20 + + + + .debug_aranges + 0x1160 + 0x1160 + 0x20 + + + + .debug_aranges + 0x1180 + 0x1180 + 0x20 + + + + .debug_aranges + 0x11a0 + 0x11a0 + 0x20 + + + + .debug_aranges + 0x11c0 + 0x11c0 + 0x20 + + + + .debug_aranges + 0x11e0 + 0x11e0 + 0x20 + + + + .debug_aranges + 0x1200 + 0x1200 + 0x20 + + + + .debug_aranges + 0x1220 + 0x1220 + 0x20 + + + + .debug_aranges + 0x1240 + 0x1240 + 0x20 + + + + .debug_aranges + 0x1260 + 0x1260 + 0x20 + + + + .debug_aranges + 0x1280 + 0x1280 + 0x20 + + + + .debug_aranges + 0x12a0 + 0x12a0 + 0x20 + + + + .debug_aranges + 0x12c0 + 0x12c0 + 0x20 + + + + .debug_aranges + 0x12e0 + 0x12e0 + 0x20 + + + + .debug_aranges + 0x1300 + 0x1300 + 0x20 + + + + .debug_aranges + 0x1320 + 0x1320 + 0x20 + + + + .debug_aranges + 0x1340 + 0x1340 + 0x20 + + + + .debug_aranges + 0x1360 + 0x1360 + 0x20 + + + + .debug_aranges + 0x1380 + 0x1380 + 0x20 + + + + .debug_aranges + 0x13a0 + 0x13a0 + 0x20 + + + + .debug_aranges + 0x13c0 + 0x13c0 + 0x20 + + + + .debug_aranges + 0x13e0 + 0x13e0 + 0x20 + + + + .debug_aranges + 0x1400 + 0x1400 + 0x20 + + + + .debug_aranges + 0x1420 + 0x1420 + 0x20 + + + + .debug_aranges + 0x1440 + 0x1440 + 0x20 + + + + .debug_aranges + 0x1460 + 0x1460 + 0x20 + + + + .debug_aranges + 0x1480 + 0x1480 + 0x20 + + + + .debug_aranges + 0x14a0 + 0x14a0 + 0x20 + + + + .debug_aranges + 0x14c0 + 0x14c0 + 0x20 + + + + .debug_aranges + 0x14e0 + 0x14e0 + 0x20 + + + + .debug_aranges + 0x1500 + 0x1500 + 0x20 + + + + .debug_aranges + 0x1520 + 0x1520 + 0x20 + + + + .debug_aranges + 0x1540 + 0x1540 + 0x20 + + + + .debug_aranges + 0x1560 + 0x1560 + 0x20 + + + + .debug_aranges + 0x1580 + 0x1580 + 0x20 + + + + .debug_aranges + 0x15a0 + 0x15a0 + 0x20 + + + + .debug_aranges + 0x15c0 + 0x15c0 + 0x20 + + + + .debug_aranges + 0x15e0 + 0x15e0 + 0x20 + + + + .debug_aranges + 0x1600 + 0x1600 + 0x20 + + + + .debug_aranges + 0x1620 + 0x1620 + 0x20 + + + + .debug_aranges + 0x1640 + 0x1640 + 0x20 + + + + .debug_aranges + 0x1660 + 0x1660 + 0x20 + + + + .debug_aranges + 0x1680 + 0x1680 + 0x20 + + + + .debug_aranges + 0x16a0 + 0x16a0 + 0x20 + + + + .debug_aranges + 0x16c0 + 0x16c0 + 0x20 + + + + .debug_aranges + 0x16e0 + 0x16e0 + 0x20 + + + + .debug_aranges + 0x1700 + 0x1700 + 0x20 + + + + .debug_aranges + 0x1720 + 0x1720 + 0x20 + + + + .debug_aranges + 0x1740 + 0x1740 + 0x20 + + + + .debug_aranges + 0x1760 + 0x1760 + 0x20 + + + + .debug_aranges + 0x1780 + 0x1780 + 0x20 + + + + .debug_aranges + 0x17a0 + 0x17a0 + 0x20 + + + + .debug_aranges + 0x17c0 + 0x17c0 + 0x20 + + + + .debug_aranges + 0x17e0 + 0x17e0 + 0x20 + + + + .debug_aranges + 0x1800 + 0x1800 + 0x20 + + + + .debug_aranges + 0x1820 + 0x1820 + 0x20 + + + + .debug_aranges + 0x1840 + 0x1840 + 0x20 + + + + .debug_aranges + 0x1860 + 0x1860 + 0x20 + + + + .debug_aranges + 0x1880 + 0x1880 + 0x20 + + + + .debug_aranges + 0x18a0 + 0x18a0 + 0x20 + + + + .debug_aranges + 0x18c0 + 0x18c0 + 0x20 + + + + .debug_aranges + 0x18e0 + 0x18e0 + 0x20 + + + + .debug_aranges + 0x1900 + 0x1900 + 0x20 + + + + .debug_aranges + 0x1920 + 0x1920 + 0x20 + + + + .debug_aranges + 0x1940 + 0x1940 + 0x20 + + + + .debug_aranges + 0x1960 + 0x1960 + 0x20 + + + + .debug_aranges + 0x1980 + 0x1980 + 0x20 + + + + .debug_aranges + 0x19a0 + 0x19a0 + 0x20 + + + + .debug_aranges + 0x19c0 + 0x19c0 + 0x20 + + + + .debug_aranges + 0x19e0 + 0x19e0 + 0x20 + + + + .debug_aranges + 0x1a00 + 0x1a00 + 0x20 + + + + .debug_aranges + 0x1a20 + 0x1a20 + 0x20 + + + + .debug_aranges + 0x1a40 + 0x1a40 + 0x20 + + + + .debug_aranges + 0x1a60 + 0x1a60 + 0x20 + + + + .debug_aranges + 0x1a80 + 0x1a80 + 0x20 + + + + .debug_aranges + 0x1aa0 + 0x1aa0 + 0x20 + + + + .debug_aranges + 0x1ac0 + 0x1ac0 + 0x20 + + + + .debug_aranges + 0x1ae0 + 0x1ae0 + 0x20 + + + + .debug_aranges + 0x1b00 + 0x1b00 + 0x20 + + + + .debug_aranges + 0x1b20 + 0x1b20 + 0x20 + + + + .debug_aranges + 0x1b40 + 0x1b40 + 0x20 + + + + .debug_aranges + 0x1b60 + 0x1b60 + 0x20 + + + + .debug_aranges + 0x1b80 + 0x1b80 + 0x20 + + + + .debug_aranges + 0x1ba0 + 0x1ba0 + 0x20 + + + + .debug_aranges + 0x1bc0 + 0x1bc0 + 0x20 + + + + .debug_aranges + 0x1be0 + 0x1be0 + 0x20 + + + + .debug_aranges + 0x1c00 + 0x1c00 + 0x20 + + + + .debug_aranges + 0x1c20 + 0x1c20 + 0x20 + + + + .debug_aranges + 0x1c40 + 0x1c40 + 0x20 + + + + .debug_aranges + 0x1c60 + 0x1c60 + 0x20 + + + + .debug_aranges + 0x1c80 + 0x1c80 + 0x20 + + + + .debug_aranges + 0x1ca0 + 0x1ca0 + 0x20 + + + + .debug_aranges + 0x1cc0 + 0x1cc0 + 0x20 + + + + .debug_aranges + 0x1ce0 + 0x1ce0 + 0x20 + + + + .debug_aranges + 0x1d00 + 0x1d00 + 0x20 + + + + .debug_aranges + 0x1d20 + 0x1d20 + 0x20 + + + + .debug_aranges + 0x1d40 + 0x1d40 + 0x20 + + + + .debug_aranges + 0x1d60 + 0x1d60 + 0x20 + + + + .debug_aranges + 0x1d80 + 0x1d80 + 0x20 + + + + .debug_aranges + 0x1da0 + 0x1da0 + 0x20 + + + + .debug_aranges + 0x1dc0 + 0x1dc0 + 0x20 + + + + .debug_aranges + 0x1de0 + 0x1de0 + 0x20 + + + + .debug_aranges + 0x1e00 + 0x1e00 + 0x20 + + + + .debug_aranges + 0x1e20 + 0x1e20 + 0x20 + + + + .debug_aranges + 0x1e40 + 0x1e40 + 0x20 + + + + .debug_aranges + 0x1e60 + 0x1e60 + 0x20 + + + + .debug_aranges + 0x1e80 + 0x1e80 + 0x20 + + + + .debug_aranges + 0x1ea0 + 0x1ea0 + 0x20 + + + + .debug_aranges + 0x1ec0 + 0x1ec0 + 0x30 + + + + .debug_aranges + 0x1ef0 + 0x1ef0 + 0x20 + + + + .debug_aranges + 0x1f10 + 0x1f10 + 0x20 + + + + .debug_aranges + 0x1f30 + 0x1f30 + 0x20 + + + + .debug_aranges + 0x1f50 + 0x1f50 + 0x20 + + + + .debug_aranges + 0x1f70 + 0x1f70 + 0x20 + + + + .debug_aranges + 0x1f90 + 0x1f90 + 0x28 + + + + .debug_aranges + 0x1fb8 + 0x1fb8 + 0x30 + + + + .debug_aranges + 0x1fe8 + 0x1fe8 + 0x20 + + + + .debug_aranges + 0x2008 + 0x2008 + 0x20 + + + + .debug_aranges + 0x2028 + 0x2028 + 0x20 + + + + .debug_aranges + 0x2048 + 0x2048 + 0x20 + + + + .debug_pubnames + 0x0 + 0x0 + 0x3c + + + + .debug_pubnames + 0x3c + 0x3c + 0x3d + + + + .debug_pubnames + 0x79 + 0x79 + 0x21 + + + + .debug_pubnames + 0x9a + 0x9a + 0x21 + + + + .debug_pubnames + 0xbb + 0xbb + 0x22 + + + + .debug_pubnames + 0xdd + 0xdd + 0x1f + + + + .debug_pubnames + 0xfc + 0xfc + 0x1e + + + + .debug_pubnames + 0x11a + 0x11a + 0x1e + + + + .debug_pubnames + 0x138 + 0x138 + 0x22 + + + + .debug_pubnames + 0x15a + 0x15a + 0x20 + + + + .debug_pubnames + 0x17a + 0x17a + 0x20 + + + + .debug_pubnames + 0x19a + 0x19a + 0x20 + + + + .debug_pubnames + 0x1ba + 0x1ba + 0x20 + + + + .debug_pubnames + 0x1da + 0x1da + 0x20 + + + + .debug_pubnames + 0x1fa + 0x1fa + 0x20 + + + + .debug_pubnames + 0x21a + 0x21a + 0x20 + + + + .debug_pubnames + 0x23a + 0x23a + 0x20 + + + + .debug_pubnames + 0x25a + 0x25a + 0x20 + + + + .debug_pubnames + 0x27a + 0x27a + 0x21 + + + + .debug_pubnames + 0x29b + 0x29b + 0x21 + + + + .debug_pubnames + 0x2bc + 0x2bc + 0x21 + + + + .debug_pubnames + 0x2dd + 0x2dd + 0x20 + + + + .debug_pubnames + 0x2fd + 0x2fd + 0x20 + + + + .debug_pubnames + 0x31d + 0x31d + 0x20 + + + + .debug_pubnames + 0x33d + 0x33d + 0x20 + + + + .debug_pubnames + 0x35d + 0x35d + 0x20 + + + + .debug_pubnames + 0x37d + 0x37d + 0x20 + + + + .debug_pubnames + 0x39d + 0x39d + 0x21 + + + + .debug_pubnames + 0x3be + 0x3be + 0x1f + + + + .debug_pubnames + 0x3dd + 0x3dd + 0x23 + + + + .debug_pubnames + 0x400 + 0x400 + 0x23 + + + + .debug_pubnames + 0x423 + 0x423 + 0x23 + + + + .debug_pubnames + 0x446 + 0x446 + 0x23 + + + + .debug_pubnames + 0x469 + 0x469 + 0x23 + + + + .debug_pubnames + 0x48c + 0x48c + 0x23 + + + + .debug_pubnames + 0x4af + 0x4af + 0x23 + + + + .debug_pubnames + 0x4d2 + 0x4d2 + 0x23 + + + + .debug_pubnames + 0x4f5 + 0x4f5 + 0x20 + + + + .debug_pubnames + 0x515 + 0x515 + 0x20 + + + + .debug_pubnames + 0x535 + 0x535 + 0x20 + + + + .debug_pubnames + 0x555 + 0x555 + 0x20 + + + + .debug_pubnames + 0x575 + 0x575 + 0x20 + + + + .debug_pubnames + 0x595 + 0x595 + 0x20 + + + + .debug_pubnames + 0x5b5 + 0x5b5 + 0x20 + + + + .debug_pubnames + 0x5d5 + 0x5d5 + 0x20 + + + + .debug_pubnames + 0x5f5 + 0x5f5 + 0x20 + + + + .debug_pubnames + 0x615 + 0x615 + 0x20 + + + + .debug_pubnames + 0x635 + 0x635 + 0x20 + + + + .debug_pubnames + 0x655 + 0x655 + 0x20 + + + + .debug_pubnames + 0x675 + 0x675 + 0x20 + + + + .debug_pubnames + 0x695 + 0x695 + 0x20 + + + + .debug_pubnames + 0x6b5 + 0x6b5 + 0x20 + + + + .debug_pubnames + 0x6d5 + 0x6d5 + 0x20 + + + + .debug_pubnames + 0x6f5 + 0x6f5 + 0x20 + + + + .debug_pubnames + 0x715 + 0x715 + 0x20 + + + + .debug_pubnames + 0x735 + 0x735 + 0x1f + + + + .debug_pubnames + 0x754 + 0x754 + 0x1f + + + + .debug_pubnames + 0x773 + 0x773 + 0x1f + + + + .debug_pubnames + 0x792 + 0x792 + 0x1f + + + + .debug_pubnames + 0x7b1 + 0x7b1 + 0x22 + + + + .debug_pubnames + 0x7d3 + 0x7d3 + 0x22 + + + + .debug_pubnames + 0x7f5 + 0x7f5 + 0x22 + + + + .debug_pubnames + 0x817 + 0x817 + 0x22 + + + + .debug_pubnames + 0x839 + 0x839 + 0x24 + + + + .debug_pubnames + 0x85d + 0x85d + 0x24 + + + + .debug_pubnames + 0x881 + 0x881 + 0x24 + + + + .debug_pubnames + 0x8a5 + 0x8a5 + 0x24 + + + + .debug_pubnames + 0x8c9 + 0x8c9 + 0x22 + + + + .debug_pubnames + 0x8eb + 0x8eb + 0x22 + + + + .debug_pubnames + 0x90d + 0x90d + 0x22 + + + + .debug_pubnames + 0x92f + 0x92f + 0x22 + + + + .debug_pubnames + 0x951 + 0x951 + 0x22 + + + + .debug_pubnames + 0x973 + 0x973 + 0x22 + + + + .debug_pubnames + 0x995 + 0x995 + 0x1f + + + + .debug_pubnames + 0x9b4 + 0x9b4 + 0x24 + + + + .debug_pubnames + 0x9d8 + 0x9d8 + 0x1f + + + + .debug_pubnames + 0x9f7 + 0x9f7 + 0x24 + + + + .debug_pubnames + 0xa1b + 0xa1b + 0x22 + + + + .debug_pubnames + 0xa3d + 0xa3d + 0x22 + + + + .debug_pubnames + 0xa5f + 0xa5f + 0x22 + + + + .debug_pubnames + 0xa81 + 0xa81 + 0x22 + + + + .debug_pubnames + 0xaa3 + 0xaa3 + 0x22 + + + + .debug_pubnames + 0xac5 + 0xac5 + 0x22 + + + + .debug_pubnames + 0xae7 + 0xae7 + 0x22 + + + + .debug_pubnames + 0xb09 + 0xb09 + 0x22 + + + + .debug_pubnames + 0xb2b + 0xb2b + 0x20 + + + + .debug_pubnames + 0xb4b + 0xb4b + 0x20 + + + + .debug_pubnames + 0xb6b + 0xb6b + 0x20 + + + + .debug_pubnames + 0xb8b + 0xb8b + 0x20 + + + + .debug_pubnames + 0xbab + 0xbab + 0x23 + + + + .debug_pubnames + 0xbce + 0xbce + 0x20 + + + + .debug_pubnames + 0xbee + 0xbee + 0x20 + + + + .debug_pubnames + 0xc0e + 0xc0e + 0x20 + + + + .debug_pubnames + 0xc2e + 0xc2e + 0x23 + + + + .debug_pubnames + 0xc51 + 0xc51 + 0x20 + + + + .debug_pubnames + 0xc71 + 0xc71 + 0x20 + + + + .debug_pubnames + 0xc91 + 0xc91 + 0x20 + + + + .debug_pubnames + 0xcb1 + 0xcb1 + 0x21 + + + + .debug_pubnames + 0xcd2 + 0xcd2 + 0x21 + + + + .debug_pubnames + 0xcf3 + 0xcf3 + 0x21 + + + + .debug_pubnames + 0xd14 + 0xd14 + 0x21 + + + + .debug_pubnames + 0xd35 + 0xd35 + 0x21 + + + + .debug_pubnames + 0xd56 + 0xd56 + 0x21 + + + + .debug_pubnames + 0xd77 + 0xd77 + 0x21 + + + + .debug_pubnames + 0xd98 + 0xd98 + 0x21 + + + + .debug_pubnames + 0xdb9 + 0xdb9 + 0x20 + + + + .debug_pubnames + 0xdd9 + 0xdd9 + 0x20 + + + + .debug_pubnames + 0xdf9 + 0xdf9 + 0x20 + + + + .debug_pubnames + 0xe19 + 0xe19 + 0x20 + + + + .debug_pubnames + 0xe39 + 0xe39 + 0x1e + + + + .debug_pubnames + 0xe57 + 0xe57 + 0x24 + + + + .debug_pubnames + 0xe7b + 0xe7b + 0x24 + + + + .debug_pubnames + 0xe9f + 0xe9f + 0x24 + + + + .debug_pubnames + 0xec3 + 0xec3 + 0x22 + + + + .debug_pubnames + 0xee5 + 0xee5 + 0x24 + + + + .debug_pubnames + 0xf09 + 0xf09 + 0x1f + + + + .debug_pubnames + 0xf28 + 0xf28 + 0x20 + + + + .debug_pubnames + 0xf48 + 0xf48 + 0x20 + + + + .debug_pubnames + 0xf68 + 0xf68 + 0x20 + + + + .debug_pubnames + 0xf88 + 0xf88 + 0x20 + + + + .debug_pubnames + 0xfa8 + 0xfa8 + 0x23 + + + + .debug_pubnames + 0xfcb + 0xfcb + 0x24 + + + + .debug_pubnames + 0xfef + 0xfef + 0x24 + + + + .debug_pubnames + 0x1013 + 0x1013 + 0x24 + + + + .debug_pubnames + 0x1037 + 0x1037 + 0x24 + + + + .debug_pubnames + 0x105b + 0x105b + 0x24 + + + + .debug_pubnames + 0x107f + 0x107f + 0x24 + + + + .debug_pubnames + 0x10a3 + 0x10a3 + 0x24 + + + + .debug_pubnames + 0x10c7 + 0x10c7 + 0x20 + + + + .debug_pubnames + 0x10e7 + 0x10e7 + 0x21 + + + + .debug_pubnames + 0x1108 + 0x1108 + 0x21 + + + + .debug_pubnames + 0x1129 + 0x1129 + 0x21 + + + + .debug_pubnames + 0x114a + 0x114a + 0x21 + + + + .debug_pubnames + 0x116b + 0x116b + 0x21 + + + + .debug_pubnames + 0x118c + 0x118c + 0x21 + + + + .debug_pubnames + 0x11ad + 0x11ad + 0x21 + + + + .debug_pubnames + 0x11ce + 0x11ce + 0x22 + + + + .debug_pubnames + 0x11f0 + 0x11f0 + 0x22 + + + + .debug_pubnames + 0x1212 + 0x1212 + 0x22 + + + + .debug_pubnames + 0x1234 + 0x1234 + 0x22 + + + + .debug_pubnames + 0x1256 + 0x1256 + 0x22 + + + + .debug_pubnames + 0x1278 + 0x1278 + 0x22 + + + + .debug_pubnames + 0x129a + 0x129a + 0x22 + + + + .debug_pubnames + 0x12bc + 0x12bc + 0x22 + + + + .debug_pubnames + 0x12de + 0x12de + 0x20 + + + + .debug_pubnames + 0x12fe + 0x12fe + 0x20 + + + + .debug_pubnames + 0x131e + 0x131e + 0x22 + + + + .debug_pubnames + 0x1340 + 0x1340 + 0x24 + + + + .debug_pubnames + 0x1364 + 0x1364 + 0x23 + + + + .debug_pubnames + 0x1387 + 0x1387 + 0x23 + + + + .debug_pubnames + 0x13aa + 0x13aa + 0x23 + + + + .debug_pubnames + 0x13cd + 0x13cd + 0x23 + + + + .debug_pubnames + 0x13f0 + 0x13f0 + 0x22 + + + + .debug_pubnames + 0x1412 + 0x1412 + 0x22 + + + + .debug_pubnames + 0x1434 + 0x1434 + 0x22 + + + + .debug_pubnames + 0x1456 + 0x1456 + 0x22 + + + + .debug_pubnames + 0x1478 + 0x1478 + 0x23 + + + + .debug_pubnames + 0x149b + 0x149b + 0x23 + + + + .debug_pubnames + 0x14be + 0x14be + 0x23 + + + + .debug_pubnames + 0x14e1 + 0x14e1 + 0x23 + + + + .debug_pubnames + 0x1504 + 0x1504 + 0x22 + + + + .debug_pubnames + 0x1526 + 0x1526 + 0x22 + + + + .debug_pubnames + 0x1548 + 0x1548 + 0x22 + + + + .debug_pubnames + 0x156a + 0x156a + 0x22 + + + + .debug_pubnames + 0x158c + 0x158c + 0x22 + + + + .debug_pubnames + 0x15ae + 0x15ae + 0x22 + + + + .debug_pubnames + 0x15d0 + 0x15d0 + 0x22 + + + + .debug_pubnames + 0x15f2 + 0x15f2 + 0x22 + + + + .debug_pubnames + 0x1614 + 0x1614 + 0x22 + + + + .debug_pubnames + 0x1636 + 0x1636 + 0x22 + + + + .debug_pubnames + 0x1658 + 0x1658 + 0x22 + + + + .debug_pubnames + 0x167a + 0x167a + 0x22 + + + + .debug_pubnames + 0x169c + 0x169c + 0x1f + + + + .debug_pubnames + 0x16bb + 0x16bb + 0x1f + + + + .debug_pubnames + 0x16da + 0x16da + 0x1f + + + + .debug_pubnames + 0x16f9 + 0x16f9 + 0x1f + + + + .debug_pubnames + 0x1718 + 0x1718 + 0x22 + + + + .debug_pubnames + 0x173a + 0x173a + 0x22 + + + + .debug_pubnames + 0x175c + 0x175c + 0x24 + + + + .debug_pubnames + 0x1780 + 0x1780 + 0x25 + + + + .debug_pubnames + 0x17a5 + 0x17a5 + 0x21 + + + + .debug_pubnames + 0x17c6 + 0x17c6 + 0x24 + + + + .debug_pubnames + 0x17ea + 0x17ea + 0x1f + + + + .debug_pubnames + 0x1809 + 0x1809 + 0x23 + + + + .debug_pubnames + 0x182c + 0x182c + 0x20 + + + + .debug_pubnames + 0x184c + 0x184c + 0x20 + + + + .debug_pubnames + 0x186c + 0x186c + 0x20 + + + + .debug_pubnames + 0x188c + 0x188c + 0x23 + + + + .debug_pubnames + 0x18af + 0x18af + 0x20 + + + + .debug_pubnames + 0x18cf + 0x18cf + 0x20 + + + + .debug_pubnames + 0x18ef + 0x18ef + 0x20 + + + + .debug_pubnames + 0x190f + 0x190f + 0x27 + + + + .debug_pubnames + 0x1936 + 0x1936 + 0x27 + + + + .debug_pubnames + 0x195d + 0x195d + 0x27 + + + + .debug_pubnames + 0x1984 + 0x1984 + 0x27 + + + + .debug_pubnames + 0x19ab + 0x19ab + 0x27 + + + + .debug_pubnames + 0x19d2 + 0x19d2 + 0x27 + + + + .debug_pubnames + 0x19f9 + 0x19f9 + 0x27 + + + + .debug_pubnames + 0x1a20 + 0x1a20 + 0x27 + + + + .debug_pubnames + 0x1a47 + 0x1a47 + 0x22 + + + + .debug_pubnames + 0x1a69 + 0x1a69 + 0x22 + + + + .debug_pubnames + 0x1a8b + 0x1a8b + 0x21 + + + + .debug_pubnames + 0x1aac + 0x1aac + 0x22 + + + + .debug_pubnames + 0x1ace + 0x1ace + 0x27 + + + + .debug_pubnames + 0x1af5 + 0x1af5 + 0x28 + + + + .debug_pubnames + 0x1b1d + 0x1b1d + 0x27 + + + + .debug_pubnames + 0x1b44 + 0x1b44 + 0x20 + + + + .debug_pubnames + 0x1b64 + 0x1b64 + 0x22 + + + + .debug_pubnames + 0x1b86 + 0x1b86 + 0x22 + + + + .debug_pubnames + 0x1ba8 + 0x1ba8 + 0x1f + + + + .debug_pubnames + 0x1bc7 + 0x1bc7 + 0x1d + + + + .debug_pubnames + 0x1be4 + 0x1be4 + 0x1f + + + + .debug_pubnames + 0x1c03 + 0x1c03 + 0x1f + + + + .debug_pubnames + 0x1c22 + 0x1c22 + 0x1f + + + + .debug_pubnames + 0x1c41 + 0x1c41 + 0x23 + + + + .debug_pubnames + 0x1c64 + 0x1c64 + 0x21 + + + + .debug_pubnames + 0x1c85 + 0x1c85 + 0x27 + + + + .debug_pubnames + 0x1cac + 0x1cac + 0x21 + + + + .debug_pubnames + 0x1ccd + 0x1ccd + 0x23 + + + + .debug_pubnames + 0x1cf0 + 0x1cf0 + 0x21 + + + + .debug_pubnames + 0x1d11 + 0x1d11 + 0x23 + + + + .debug_pubnames + 0x1d34 + 0x1d34 + 0x1f + + + + .debug_pubnames + 0x1d53 + 0x1d53 + 0x27 + + + + .debug_pubnames + 0x1d7a + 0x1d7a + 0x2b + + + + .debug_pubnames + 0x1da5 + 0x1da5 + 0x3c + + + + .debug_pubnames + 0x1de1 + 0x1de1 + 0x33 + + + + .debug_pubnames + 0x1e14 + 0x1e14 + 0x22 + + + + .debug_pubnames + 0x1e36 + 0x1e36 + 0x27 + + + + .debug_pubnames + 0x1e5d + 0x1e5d + 0x27 + + + + .debug_pubnames + 0x1e84 + 0x1e84 + 0x22 + + + + .debug_pubnames + 0x1ea6 + 0x1ea6 + 0x21 + + + + .debug_pubnames + 0x1ec7 + 0x1ec7 + 0x2b + + + + .debug_pubnames + 0x1ef2 + 0x1ef2 + 0x21 + + + + .debug_pubnames + 0x1f13 + 0x1f13 + 0x21 + + + + .debug_pubnames + 0x1f34 + 0x1f34 + 0x21 + + + + .debug_pubnames + 0x1f55 + 0x1f55 + 0x24 + + + + .debug_pubnames + 0x1f79 + 0x1f79 + 0x24 + + + + .debug_pubnames + 0x1f9d + 0x1f9d + 0x24 + + + + .debug_pubnames + 0x1fc1 + 0x1fc1 + 0x24 + + + + .debug_pubnames + 0x1fe5 + 0x1fe5 + 0x26 + + + + .debug_pubnames + 0x200b + 0x200b + 0x24 + + + + .debug_pubnames + 0x202f + 0x202f + 0x24 + + + + .debug_pubnames + 0x2053 + 0x2053 + 0x26 + + + + .debug_pubnames + 0x2079 + 0x2079 + 0x23 + + + + .debug_pubnames + 0x209c + 0x209c + 0x21 + + + + .debug_pubnames + 0x20bd + 0x20bd + 0x2b + + + + .debug_pubnames + 0x20e8 + 0x20e8 + 0x35 + + + + .debug_pubnames + 0x211d + 0x211d + 0x1e + + + + .debug_pubnames + 0x213b + 0x213b + 0x1b + + + + .debug_pubnames + 0x2156 + 0x2156 + 0x1e + + + + .debug_pubnames + 0x2174 + 0x2174 + 0x21 + + + + .debug_pubnames + 0x2195 + 0x2195 + 0x21 + + + + .debug_pubnames + 0x21b6 + 0x21b6 + 0x25 + + + + .debug_pubnames + 0x21db + 0x21db + 0x23 + + + + .debug_pubnames + 0x21fe + 0x21fe + 0x2a + + + + .debug_pubnames + 0x2228 + 0x2228 + 0x2b + + + + .debug_pubnames + 0x2253 + 0x2253 + 0x23 + + + + .debug_pubnames + 0x2276 + 0x2276 + 0x28 + + + + .debug_pubnames + 0x229e + 0x229e + 0x29 + + + + .debug_pubnames + 0x22c7 + 0x22c7 + 0x25 + + + + .debug_pubnames + 0x22ec + 0x22ec + 0x25 + + + + .debug_pubnames + 0x2311 + 0x2311 + 0x1f + + + + .debug_pubnames + 0x2330 + 0x2330 + 0x1b + + + + .debug_pubnames + 0x234b + 0x234b + 0x1f + + + + .debug_pubnames + 0x236a + 0x236a + 0x25 + + + + .debug_pubnames + 0x238f + 0x238f + 0x4d + + + + .debug_pubnames + 0x23dc + 0x23dc + 0x27 + + + + .debug_pubnames + 0x2403 + 0x2403 + 0x35 + + + + .debug_pubnames + 0x2438 + 0x2438 + 0x25 + + + + .debug_pubnames + 0x245d + 0x245d + 0x2b + + + + .debug_pubnames + 0x2488 + 0x2488 + 0x2b + + + + .debug_pubnames + 0x24b3 + 0x24b3 + 0x5e + + + + .debug_pubnames + 0x2511 + 0x2511 + 0x25 + + + + .debug_pubnames + 0x2536 + 0x2536 + 0x1c + + + + .debug_pubnames + 0x2552 + 0x2552 + 0x1e + + + + .debug_pubnames + 0x2570 + 0x2570 + 0x43 + + + + .debug_pubnames + 0x25b3 + 0x25b3 + 0x21 + + + + .debug_pubnames + 0x25d4 + 0x25d4 + 0x1d + + + + .debug_pubnames + 0x25f1 + 0x25f1 + 0x1d + + + + .debug_pubnames + 0x260e + 0x260e + 0x29 + + + + .debug_types + 0x0 + 0x0 + 0x2d9 + + + + .debug_types + 0x2d9 + 0x2d9 + 0x88749 + + + + .debug_types + 0x88a22 + 0x88a22 + 0x5a + + + + .debug_types + 0x0 + 0x0 + 0x0 + + + + .debug_types + 0x88a7c + 0x88a7c + 0x5a + + + + .debug_types + 0x88ad6 + 0x88ad6 + 0x5a + + + + .debug_types + 0x88b30 + 0x88b30 + 0xfe + + + + .debug_types + 0x88c2e + 0x88c2e + 0x444 + + + + .debug_types + 0x89072 + 0x89072 + 0x102 + + + + .debug_types + 0x0 + 0x0 + 0x0 + + + + .debug_types + 0x89174 + 0x89174 + 0x500 + + + + .debug_types + 0x89674 + 0x89674 + 0x13a + + + + .debug_types + 0x0 + 0x0 + 0x0 + + + + .debug_types + 0x897ae + 0x897ae + 0x191 + + + + .debug_types + 0x8993f + 0x8993f + 0xbf + + + + .debug_types + 0x899fe + 0x899fe + 0x2f + + + + .debug_types + 0x89a2d + 0x89a2d + 0xe1 + + + + .debug_types + 0x89b0e + 0x89b0e + 0x2f + + + + .debug_types + 0x89b3d + 0x89b3d + 0x89 + + + + .debug_types + 0x0 + 0x0 + 0x0 + + + + .debug_frame + 0x0 + 0x0 + 0x48 + + + + .debug_frame + 0x48 + 0x48 + 0x48 + + + + .debug_frame + 0x90 + 0x90 + 0x48 + + + + .debug_frame + 0xd8 + 0xd8 + 0x48 + + + + .debug_frame + 0x120 + 0x120 + 0x48 + + + + .debug_frame + 0x168 + 0x168 + 0x48 + + + + .debug_frame + 0x1b0 + 0x1b0 + 0x48 + + + + .debug_frame + 0x1f8 + 0x1f8 + 0x48 + + + + .debug_frame + 0x240 + 0x240 + 0x48 + + + + .debug_frame + 0x288 + 0x288 + 0x48 + + + + .debug_frame + 0x2d0 + 0x2d0 + 0x48 + + + + .debug_frame + 0x318 + 0x318 + 0x48 + + + + .debug_frame + 0x360 + 0x360 + 0x48 + + + + .debug_frame + 0x3a8 + 0x3a8 + 0x48 + + + + .debug_frame + 0x3f0 + 0x3f0 + 0x48 + + + + .debug_frame + 0x438 + 0x438 + 0x48 + + + + .debug_frame + 0x480 + 0x480 + 0x48 + + + + .debug_frame + 0x4c8 + 0x4c8 + 0x48 + + + + .debug_frame + 0x510 + 0x510 + 0x48 + + + + .debug_frame + 0x558 + 0x558 + 0x48 + + + + .debug_frame + 0x5a0 + 0x5a0 + 0x48 + + + + .debug_frame + 0x5e8 + 0x5e8 + 0x48 + + + + .debug_frame + 0x630 + 0x630 + 0x48 + + + + .debug_frame + 0x678 + 0x678 + 0x48 + + + + .debug_frame + 0x6c0 + 0x6c0 + 0x48 + + + + .debug_frame + 0x708 + 0x708 + 0x48 + + + + .debug_frame + 0x750 + 0x750 + 0x48 + + + + .debug_frame + 0x798 + 0x798 + 0x48 + + + + .debug_frame + 0x7e0 + 0x7e0 + 0x48 + + + + .debug_frame + 0x828 + 0x828 + 0x48 + + + + .debug_frame + 0x870 + 0x870 + 0x48 + + + + .debug_frame + 0x8b8 + 0x8b8 + 0x48 + + + + .debug_frame + 0x900 + 0x900 + 0x48 + + + + .debug_frame + 0x948 + 0x948 + 0x48 + + + + .debug_frame + 0x990 + 0x990 + 0x48 + + + + .debug_frame + 0x9d8 + 0x9d8 + 0x48 + + + + .debug_frame + 0xa20 + 0xa20 + 0x48 + + + + .debug_frame + 0xa68 + 0xa68 + 0x48 + + + + .debug_frame + 0xab0 + 0xab0 + 0x48 + + + + .debug_frame + 0xaf8 + 0xaf8 + 0x48 + + + + .debug_frame + 0xb40 + 0xb40 + 0x48 + + + + .debug_frame + 0xb88 + 0xb88 + 0x48 + + + + .debug_frame + 0xbd0 + 0xbd0 + 0x48 + + + + .debug_frame + 0xc18 + 0xc18 + 0x48 + + + + .debug_frame + 0xc60 + 0xc60 + 0x48 + + + + .debug_frame + 0xca8 + 0xca8 + 0x48 + + + + .debug_frame + 0xcf0 + 0xcf0 + 0x48 + + + + .debug_frame + 0xd38 + 0xd38 + 0x48 + + + + .debug_frame + 0xd80 + 0xd80 + 0x48 + + + + .debug_frame + 0xdc8 + 0xdc8 + 0x48 + + + + .debug_frame + 0xe10 + 0xe10 + 0x48 + + + + .debug_frame + 0xe58 + 0xe58 + 0x48 + + + + .debug_frame + 0xea0 + 0xea0 + 0x48 + + + + .debug_frame + 0xee8 + 0xee8 + 0x48 + + + + .debug_frame + 0xf30 + 0xf30 + 0x48 + + + + .debug_frame + 0xf78 + 0xf78 + 0x48 + + + + .debug_frame + 0xfc0 + 0xfc0 + 0x48 + + + + .debug_frame + 0x1008 + 0x1008 + 0x48 + + + + .debug_frame + 0x1050 + 0x1050 + 0x48 + + + + .debug_frame + 0x1098 + 0x1098 + 0x48 + + + + .debug_frame + 0x10e0 + 0x10e0 + 0x48 + + + + .debug_frame + 0x1128 + 0x1128 + 0x48 + + + + .debug_frame + 0x1170 + 0x1170 + 0x48 + + + + .debug_frame + 0x11b8 + 0x11b8 + 0x48 + + + + .debug_frame + 0x1200 + 0x1200 + 0x48 + + + + .debug_frame + 0x1248 + 0x1248 + 0x48 + + + + .debug_frame + 0x1290 + 0x1290 + 0x48 + + + + .debug_frame + 0x12d8 + 0x12d8 + 0x48 + + + + .debug_frame + 0x1320 + 0x1320 + 0x48 + + + + .debug_frame + 0x1368 + 0x1368 + 0x48 + + + + .debug_frame + 0x13b0 + 0x13b0 + 0x48 + + + + .debug_frame + 0x13f8 + 0x13f8 + 0x48 + + + + .debug_frame + 0x1440 + 0x1440 + 0x48 + + + + .debug_frame + 0x1488 + 0x1488 + 0x48 + + + + .debug_frame + 0x14d0 + 0x14d0 + 0x48 + + + + .debug_frame + 0x1518 + 0x1518 + 0x48 + + + + .debug_frame + 0x1560 + 0x1560 + 0x48 + + + + .debug_frame + 0x15a8 + 0x15a8 + 0x48 + + + + .debug_frame + 0x15f0 + 0x15f0 + 0x48 + + + + .debug_frame + 0x1638 + 0x1638 + 0x48 + + + + .debug_frame + 0x1680 + 0x1680 + 0x48 + + + + .debug_frame + 0x16c8 + 0x16c8 + 0x48 + + + + .debug_frame + 0x1710 + 0x1710 + 0x48 + + + + .debug_frame + 0x1758 + 0x1758 + 0x48 + + + + .debug_frame + 0x17a0 + 0x17a0 + 0x48 + + + + .debug_frame + 0x17e8 + 0x17e8 + 0x48 + + + + .debug_frame + 0x1830 + 0x1830 + 0x48 + + + + .debug_frame + 0x1878 + 0x1878 + 0x48 + + + + .debug_frame + 0x18c0 + 0x18c0 + 0x48 + + + + .debug_frame + 0x1908 + 0x1908 + 0x48 + + + + .debug_frame + 0x1950 + 0x1950 + 0x48 + + + + .debug_frame + 0x1998 + 0x1998 + 0x48 + + + + .debug_frame + 0x19e0 + 0x19e0 + 0x48 + + + + .debug_frame + 0x1a28 + 0x1a28 + 0x48 + + + + .debug_frame + 0x1a70 + 0x1a70 + 0x48 + + + + .debug_frame + 0x1ab8 + 0x1ab8 + 0x48 + + + + .debug_frame + 0x1b00 + 0x1b00 + 0x48 + + + + .debug_frame + 0x1b48 + 0x1b48 + 0x48 + + + + .debug_frame + 0x1b90 + 0x1b90 + 0x48 + + + + .debug_frame + 0x1bd8 + 0x1bd8 + 0x48 + + + + .debug_frame + 0x1c20 + 0x1c20 + 0x48 + + + + .debug_frame + 0x1c68 + 0x1c68 + 0x48 + + + + .debug_frame + 0x1cb0 + 0x1cb0 + 0x48 + + + + .debug_frame + 0x1cf8 + 0x1cf8 + 0x48 + + + + .debug_frame + 0x1d40 + 0x1d40 + 0x48 + + + + .debug_frame + 0x1d88 + 0x1d88 + 0x48 + + + + .debug_frame + 0x1dd0 + 0x1dd0 + 0x48 + + + + .debug_frame + 0x1e18 + 0x1e18 + 0x48 + + + + .debug_frame + 0x1e60 + 0x1e60 + 0x48 + + + + .debug_frame + 0x1ea8 + 0x1ea8 + 0x48 + + + + .debug_frame + 0x1ef0 + 0x1ef0 + 0x48 + + + + .debug_frame + 0x1f38 + 0x1f38 + 0x48 + + + + .debug_frame + 0x1f80 + 0x1f80 + 0x48 + + + + .debug_frame + 0x1fc8 + 0x1fc8 + 0x48 + + + + .debug_frame + 0x2010 + 0x2010 + 0x48 + + + + .debug_frame + 0x2058 + 0x2058 + 0x48 + + + + .debug_frame + 0x20a0 + 0x20a0 + 0x48 + + + + .debug_frame + 0x20e8 + 0x20e8 + 0x48 + + + + .debug_frame + 0x2130 + 0x2130 + 0x48 + + + + .debug_frame + 0x2178 + 0x2178 + 0x48 + + + + .debug_frame + 0x21c0 + 0x21c0 + 0x48 + + + + .debug_frame + 0x2208 + 0x2208 + 0x48 + + + + .debug_frame + 0x2250 + 0x2250 + 0x48 + + + + .debug_frame + 0x2298 + 0x2298 + 0x48 + + + + .debug_frame + 0x22e0 + 0x22e0 + 0x48 + + + + .debug_frame + 0x2328 + 0x2328 + 0x48 + + + + .debug_frame + 0x2370 + 0x2370 + 0x48 + + + + .debug_frame + 0x23b8 + 0x23b8 + 0x48 + + + + .debug_frame + 0x2400 + 0x2400 + 0x48 + + + + .debug_frame + 0x2448 + 0x2448 + 0x48 + + + + .debug_frame + 0x2490 + 0x2490 + 0x48 + + + + .debug_frame + 0x24d8 + 0x24d8 + 0x48 + + + + .debug_frame + 0x2520 + 0x2520 + 0x48 + + + + .debug_frame + 0x2568 + 0x2568 + 0x48 + + + + .debug_frame + 0x25b0 + 0x25b0 + 0x48 + + + + .debug_frame + 0x25f8 + 0x25f8 + 0x48 + + + + .debug_frame + 0x2640 + 0x2640 + 0x48 + + + + .debug_frame + 0x2688 + 0x2688 + 0x48 + + + + .debug_frame + 0x26d0 + 0x26d0 + 0x48 + + + + .debug_frame + 0x2718 + 0x2718 + 0x48 + + + + .debug_frame + 0x2760 + 0x2760 + 0x48 + + + + .debug_frame + 0x27a8 + 0x27a8 + 0x48 + + + + .debug_frame + 0x27f0 + 0x27f0 + 0x48 + + + + .debug_frame + 0x2838 + 0x2838 + 0x48 + + + + .debug_frame + 0x2880 + 0x2880 + 0x48 + + + + .debug_frame + 0x28c8 + 0x28c8 + 0x48 + + + + .debug_frame + 0x2910 + 0x2910 + 0x48 + + + + .debug_frame + 0x2958 + 0x2958 + 0x48 + + + + .debug_frame + 0x29a0 + 0x29a0 + 0x48 + + + + .debug_frame + 0x29e8 + 0x29e8 + 0x48 + + + + .debug_frame + 0x2a30 + 0x2a30 + 0x48 + + + + .debug_frame + 0x2a78 + 0x2a78 + 0x48 + + + + .debug_frame + 0x2ac0 + 0x2ac0 + 0x48 + + + + .debug_frame + 0x2b08 + 0x2b08 + 0x48 + + + + .debug_frame + 0x2b50 + 0x2b50 + 0x48 + + + + .debug_frame + 0x2b98 + 0x2b98 + 0x48 + + + + .debug_frame + 0x2be0 + 0x2be0 + 0x48 + + + + .debug_frame + 0x2c28 + 0x2c28 + 0x48 + + + + .debug_frame + 0x2c70 + 0x2c70 + 0x48 + + + + .debug_frame + 0x2cb8 + 0x2cb8 + 0x48 + + + + .debug_frame + 0x2d00 + 0x2d00 + 0x48 + + + + .debug_frame + 0x2d48 + 0x2d48 + 0x48 + + + + .debug_frame + 0x2d90 + 0x2d90 + 0x48 + + + + .debug_frame + 0x2dd8 + 0x2dd8 + 0x48 + + + + .debug_frame + 0x2e20 + 0x2e20 + 0x48 + + + + .debug_frame + 0x2e68 + 0x2e68 + 0x48 + + + + .debug_frame + 0x2eb0 + 0x2eb0 + 0x48 + + + + .debug_frame + 0x2ef8 + 0x2ef8 + 0x48 + + + + .debug_frame + 0x2f40 + 0x2f40 + 0x48 + + + + .debug_frame + 0x2f88 + 0x2f88 + 0x48 + + + + .debug_frame + 0x2fd0 + 0x2fd0 + 0x48 + + + + .debug_frame + 0x3018 + 0x3018 + 0x48 + + + + .debug_frame + 0x3060 + 0x3060 + 0x48 + + + + .debug_frame + 0x30a8 + 0x30a8 + 0x48 + + + + .debug_frame + 0x30f0 + 0x30f0 + 0x48 + + + + .debug_frame + 0x3138 + 0x3138 + 0x48 + + + + .debug_frame + 0x3180 + 0x3180 + 0x48 + + + + .debug_frame + 0x31c8 + 0x31c8 + 0x48 + + + + .debug_frame + 0x3210 + 0x3210 + 0x48 + + + + .debug_frame + 0x3258 + 0x3258 + 0x48 + + + + .debug_frame + 0x32a0 + 0x32a0 + 0x48 + + + + .debug_frame + 0x32e8 + 0x32e8 + 0x48 + + + + .debug_frame + 0x3330 + 0x3330 + 0x48 + + + + .debug_frame + 0x3378 + 0x3378 + 0x48 + + + + .debug_frame + 0x33c0 + 0x33c0 + 0x48 + + + + .debug_frame + 0x3408 + 0x3408 + 0x48 + + + + .debug_frame + 0x3450 + 0x3450 + 0x48 + + + + .debug_frame + 0x3498 + 0x3498 + 0x48 + + + + .debug_frame + 0x34e0 + 0x34e0 + 0x48 + + + + .debug_frame + 0x3528 + 0x3528 + 0x48 + + + + .debug_frame + 0x3570 + 0x3570 + 0x48 + + + + .debug_frame + 0x35b8 + 0x35b8 + 0x48 + + + + .debug_frame + 0x3600 + 0x3600 + 0x48 + + + + .debug_frame + 0x3648 + 0x3648 + 0x48 + + + + .debug_frame + 0x3690 + 0x3690 + 0x48 + + + + .debug_frame + 0x36d8 + 0x36d8 + 0x48 + + + + .debug_frame + 0x3720 + 0x3720 + 0x48 + + + + .debug_frame + 0x3768 + 0x3768 + 0x48 + + + + .debug_frame + 0x37b0 + 0x37b0 + 0x48 + + + + .debug_frame + 0x37f8 + 0x37f8 + 0x48 + + + + .debug_frame + 0x3840 + 0x3840 + 0x48 + + + + .debug_frame + 0x3888 + 0x3888 + 0x48 + + + + .debug_frame + 0x38d0 + 0x38d0 + 0x48 + + + + .debug_frame + 0x3918 + 0x3918 + 0x48 + + + + .debug_frame + 0x3960 + 0x3960 + 0x50 + + + + .debug_frame + 0x39b0 + 0x39b0 + 0x48 + + + + .debug_frame + 0x39f8 + 0x39f8 + 0x44 + + + + .debug_frame + 0x3a3c + 0x3a3c + 0x44 + + + + .debug_frame + 0x3a80 + 0x3a80 + 0x44 + + + + .debug_frame + 0x3ac4 + 0x3ac4 + 0x40 + + + + .debug_frame + 0x3b04 + 0x3b04 + 0x44 + + + + .debug_frame + 0x3b48 + 0x3b48 + 0x40 + + + + .debug_frame + 0x3b88 + 0x3b88 + 0x44 + + + + .debug_frame + 0x3bcc + 0x3bcc + 0x44 + + + + .debug_frame + 0x3c10 + 0x3c10 + 0x50 + + + + .debug_frame + 0x3c60 + 0x3c60 + 0x44 + + + + .debug_frame + 0x3ca4 + 0x3ca4 + 0x44 + + + + .debug_frame + 0x3ce8 + 0x3ce8 + 0x44 + + + + .debug_frame + 0x3d2c + 0x3d2c + 0x44 + + + + .debug_frame + 0x3d70 + 0x3d70 + 0x40 + + + + .debug_frame + 0x3db0 + 0x3db0 + 0x40 + + + + .debug_frame + 0x3df0 + 0x3df0 + 0x44 + + + + .debug_frame + 0x3e34 + 0x3e34 + 0x40 + + + + .debug_frame + 0x3e74 + 0x3e74 + 0x40 + + + + .debug_frame + 0x3eb4 + 0x3eb4 + 0x40 + + + + .debug_frame + 0x3ef4 + 0x3ef4 + 0x40 + + + + .debug_frame + 0x3f34 + 0x3f34 + 0x40 + + + + .debug_frame + 0x3f74 + 0x3f74 + 0x40 + + + + .debug_frame + 0x3fb4 + 0x3fb4 + 0x44 + + + + .debug_frame + 0x3ff8 + 0x3ff8 + 0x44 + + + + .debug_frame + 0x403c + 0x403c + 0x48 + + + + .debug_frame + 0x4084 + 0x4084 + 0x48 + + + + .debug_frame + 0x40cc + 0x40cc + 0x44 + + + + .debug_frame + 0x4110 + 0x4110 + 0x44 + + + + .debug_frame + 0x4154 + 0x4154 + 0x44 + + + + .debug_frame + 0x4198 + 0x4198 + 0x44 + + + + .debug_frame + 0x41dc + 0x41dc + 0x44 + + + + .debug_frame + 0x4220 + 0x4220 + 0x44 + + + + .debug_frame + 0x4264 + 0x4264 + 0x44 + + + + .debug_frame + 0x42a8 + 0x42a8 + 0x44 + + + + .debug_frame + 0x42ec + 0x42ec + 0x44 + + + + .debug_frame + 0x4330 + 0x4330 + 0x40 + + + + .debug_frame + 0x4370 + 0x4370 + 0x58 + + + + .debug_frame + 0x43c8 + 0x43c8 + 0x40 + + + + .debug_frame + 0x4408 + 0x4408 + 0x40 + + + + .debug_frame + 0x4448 + 0x4448 + 0x40 + + + + .debug_frame + 0x4488 + 0x4488 + 0x60 + + + + .debug_frame + 0x44e8 + 0x44e8 + 0x70 + + + + .debug_frame + 0x4558 + 0x4558 + 0x40 + + + + .debug_frame + 0x4598 + 0x4598 + 0x40 + + + + .debug_frame + 0x45d8 + 0x45d8 + 0x40 + + + + .debug_frame + 0x4618 + 0x4618 + 0x40 + + + + .debug_str + 0x0 + 0x0 + 0x67 + + + + .debug_str + 0x67 + 0x67 + 0x67 + + + + .debug_str + 0xce + 0xce + 0x67 + + + + .debug_str + 0x135 + 0x135 + 0x67 + + + + .debug_str + 0x19c + 0x19c + 0x67 + + + + .debug_str + 0x203 + 0x203 + 0x67 + + + + .debug_str + 0x26a + 0x26a + 0x67 + + + + .debug_str + 0x2d1 + 0x2d1 + 0x67 + + + + .debug_str + 0x338 + 0x338 + 0x69 + + + + .debug_str + 0x3a1 + 0x3a1 + 0x69 + + + + .debug_str + 0x40a + 0x40a + 0x69 + + + + .debug_str + 0x473 + 0x473 + 0x69 + + + + .debug_str + 0x4dc + 0x4dc + 0x69 + + + + .debug_str + 0x545 + 0x545 + 0x69 + + + + .debug_str + 0x5ae + 0x5ae + 0x69 + + + + .debug_str + 0x617 + 0x617 + 0x69 + + + + .debug_str + 0x680 + 0x680 + 0x69 + + + + .debug_str + 0x6e9 + 0x6e9 + 0x69 + + + + .debug_str + 0x752 + 0x752 + 0x69 + + + + .debug_str + 0x7bb + 0x7bb + 0x69 + + + + + + codestart + 0x0 + 0x0 + 0x2 + + + + + + .text.1 + 0x8000 + 0x8000 + 0x59c + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .text.2 + 0xc000 + 0xc000 + 0x800 + + + + + + + + + + + + + + + + .text.3 + 0xc800 + 0xc800 + 0x800 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .text + + + + + + + + .cinit + 0x1b8 + 0x1b8 + 0x24 + + + + + + + + + + .switch + 0x0 + 0x0 + + + + + .reset + 0x3fffc0 + 0x0 + + + + + .stack + 0x400 + 0x100 + + + + + + + .bss + 0xa800 + 0x424 + + + + + + + + + .bss:output + 0x0 + 0x0 + + + + + .init_array + 0x0 + 0x0 + + + + + .const + 0xb000 + 0xb000 + 0x500 + + + + + + + .data + 0xac24 + 0xa + + + + + + + + .sysmem + 0x0 + 0x0 + + + + + ramgs0 + 0x0 + 0x0 + + + + + ramgs1 + 0x0 + 0x0 + + + + + MSGRAM_CPU1_TO_CPU2 + 0x0 + 0x0 + + + + + MSGRAM_CPU2_TO_CPU1 + 0x0 + 0x0 + + + + + MSGRAM_CPU_TO_CM + 0x0 + 0x0 + + + + + MSGRAM_CM_TO_CPU + 0x0 + 0x0 + + + + + Filter_RegsFile + 0x0 + 0x0 + + + + + Filter1_RegsFile + 0xe000 + 0xe000 + 0x0 + + + + + Filter2_RegsFile + 0xf000 + 0xf000 + 0x0 + + + + + Filter3_RegsFile + 0x10000 + 0x10000 + 0x0 + + + + + Filter4_RegsFile + 0x11000 + 0x11000 + 0x0 + + + + + Difference_RegsFile + 0x12000 + 0x12000 + 0x0 + + + + + .TI.ramfunc + 0x1b1 + 0x1b1 + 0x4 + + + + + + PieVectTableFile + 0xd00 + 0x1c0 + + + + + + EmuKeyVar + 0xd00 + 0x0 + + + + + EmuBModeVar + 0xd00 + 0x0 + + + + + EmuBootPinsVar + 0xd00 + 0x0 + + + + + FlashCallbackVar + 0xd00 + 0x0 + + + + + FlashScalingVar + 0xd00 + 0x0 + + + + + GROUP_2 + 0xd00 + 0x0 + + + + + + + + + + UNION_1 + 0xd00 + 0x1c0 + + + + + + + AccessProtectionRegsFile + 0x0 + 0x0 + + + + + AdcaRegsFile + 0x0 + 0x0 + + + + + AdcbRegsFile + 0x0 + 0x0 + + + + + AdccRegsFile + 0x0 + 0x0 + + + + + AdcdRegsFile + 0x0 + 0x0 + + + + + AdcaResultRegsFile + 0x0 + 0x0 + + + + + AdcbResultRegsFile + 0x0 + 0x0 + + + + + AdccResultRegsFile + 0x0 + 0x0 + + + + + AdcdResultRegsFile + 0x0 + 0x0 + + + + + AnalogSubsysRegsFile + 0x5d700 + 0x3e + + + + + + BgcrcCpuRegsFile + 0x0 + 0x0 + + + + + BgcrcCla1RegsFile + 0x0 + 0x0 + + + + + CanaRegsFile + 0x0 + 0x0 + + + + + CanbRegsFile + 0x0 + 0x0 + + + + + Cla1RegsFile + 0x0 + 0x0 + + + + + Clb1DataExchRegsFile + 0x0 + 0x0 + + + + + Clb2DataExchRegsFile + 0x0 + 0x0 + + + + + Clb3DataExchRegsFile + 0x0 + 0x0 + + + + + Clb4DataExchRegsFile + 0x0 + 0x0 + + + + + Clb5DataExchRegsFile + 0x0 + 0x0 + + + + + Clb6DataExchRegsFile + 0x0 + 0x0 + + + + + Clb7DataExchRegsFile + 0x0 + 0x0 + + + + + Clb8DataExchRegsFile + 0x0 + 0x0 + + + + + Clb1LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb2LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb3LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb4LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb5LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb6LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb7LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb8LogicCfgRegsFile + 0x0 + 0x0 + + + + + Clb1LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb2LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb3LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb4LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb5LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb6LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb7LogicCtrlRegsFile + 0x0 + 0x0 + + + + + Clb8LogicCtrlRegsFile + 0x0 + 0x0 + + + + + CLBXbarRegsFile + 0x0 + 0x0 + + + + + ClkCfgRegsFile + 0x5d200 + 0x3a + + + + + + Cmpss1RegsFile + 0x0 + 0x0 + + + + + Cmpss2RegsFile + 0x0 + 0x0 + + + + + Cmpss3RegsFile + 0x0 + 0x0 + + + + + Cmpss4RegsFile + 0x0 + 0x0 + + + + + Cmpss5RegsFile + 0x0 + 0x0 + + + + + Cmpss6RegsFile + 0x0 + 0x0 + + + + + Cmpss7RegsFile + 0x0 + 0x0 + + + + + Cmpss8RegsFile + 0x0 + 0x0 + + + + + CmConfRegsFile + 0x0 + 0x0 + + + + + Cpu1toCmIpcRegsFile + 0x0 + 0x0 + + + + + Cpu1toCpu2IpcRegsFile + 0x0 + 0x0 + + + + + SysPeriphAcRegsFile + 0x0 + 0x0 + + + + + CpuTimer0RegsFile + 0x0 + 0x0 + + + + + CpuTimer1RegsFile + 0x0 + 0x0 + + + + + CpuTimer2RegsFile + 0x0 + 0x0 + + + + + CpuSysRegsFile + 0x5d300 + 0x9c + + + + + + DacaRegsFile + 0x0 + 0x0 + + + + + DacbRegsFile + 0x0 + 0x0 + + + + + DaccRegsFile + 0x0 + 0x0 + + + + + Dcc0RegsFile + 0x5e700 + 0x2c + + + + + + Dcc1RegsFile + 0x5e740 + 0x2c + + + + + + Dcc2RegsFile + 0x5e780 + 0x2c + + + + + + DcsmCommonRegsFile + 0x0 + 0x0 + + + + + DcsmZ1OtpRegsFile + 0x0 + 0x0 + + + + + DcsmZ1RegsFile + 0x0 + 0x0 + + + + + DcsmZ2OtpRegsFile + 0x0 + 0x0 + + + + + DcsmZ2RegsFile + 0x0 + 0x0 + + + + + DevCfgRegsFile + 0x5d000 + 0x1a0 + + + + + + DmaClaSrcSelRegsFile + 0x0 + 0x0 + + + + + DmaRegsFile + 0x0 + 0x0 + + + + + ECap1RegsFile + 0x0 + 0x0 + + + + + ECap2RegsFile + 0x0 + 0x0 + + + + + ECap3RegsFile + 0x0 + 0x0 + + + + + ECap4RegsFile + 0x0 + 0x0 + + + + + ECap5RegsFile + 0x0 + 0x0 + + + + + ECap6RegsFile + 0x0 + 0x0 + + + + + ECap7RegsFile + 0x0 + 0x0 + + + + + Emif1ConfigRegsFile + 0x0 + 0x0 + + + + + Emif2ConfigRegsFile + 0x0 + 0x0 + + + + + Emif1RegsFile + 0x0 + 0x0 + + + + + Emif2RegsFile + 0x0 + 0x0 + + + + + EPwm1RegsFile + 0x0 + 0x0 + + + + + EPwm2RegsFile + 0x0 + 0x0 + + + + + EPwm3RegsFile + 0x0 + 0x0 + + + + + EPwm4RegsFile + 0x0 + 0x0 + + + + + EPwm5RegsFile + 0x0 + 0x0 + + + + + EPwm6RegsFile + 0x0 + 0x0 + + + + + EPwm7RegsFile + 0x0 + 0x0 + + + + + EPwm8RegsFile + 0x0 + 0x0 + + + + + EPwm9RegsFile + 0x0 + 0x0 + + + + + EPwm10RegsFile + 0x0 + 0x0 + + + + + EPwm11RegsFile + 0x0 + 0x0 + + + + + EPwm12RegsFile + 0x0 + 0x0 + + + + + EPwm13RegsFile + 0x0 + 0x0 + + + + + EPwm14RegsFile + 0x0 + 0x0 + + + + + EPwm15RegsFile + 0x0 + 0x0 + + + + + EPwm16RegsFile + 0x0 + 0x0 + + + + + EPwmXbarRegsFile + 0x0 + 0x0 + + + + + EQep1RegsFile + 0x0 + 0x0 + + + + + EQep2RegsFile + 0x0 + 0x0 + + + + + EQep3RegsFile + 0x0 + 0x0 + + + + + EradCounter1RegsFile + 0x0 + 0x0 + + + + + EradCounter2RegsFile + 0x0 + 0x0 + + + + + EradCounter3RegsFile + 0x0 + 0x0 + + + + + EradCounter4RegsFile + 0x0 + 0x0 + + + + + EradCRCGlobalRegsFile + 0x0 + 0x0 + + + + + EradCRC1RegsFile + 0x0 + 0x0 + + + + + EradCRC2RegsFile + 0x0 + 0x0 + + + + + EradCRC3RegsFile + 0x0 + 0x0 + + + + + EradCRC4RegsFile + 0x0 + 0x0 + + + + + EradCRC5RegsFile + 0x0 + 0x0 + + + + + EradCRC6RegsFile + 0x0 + 0x0 + + + + + EradCRC7RegsFile + 0x0 + 0x0 + + + + + EradCRC8RegsFile + 0x0 + 0x0 + + + + + EradGlobalRegsFile + 0x0 + 0x0 + + + + + EradHWBP1RegsFile + 0x0 + 0x0 + + + + + EradHWBP2RegsFile + 0x0 + 0x0 + + + + + EradHWBP3RegsFile + 0x0 + 0x0 + + + + + EradHWBP4RegsFile + 0x0 + 0x0 + + + + + EradHWBP5RegsFile + 0x0 + 0x0 + + + + + EradHWBP6RegsFile + 0x0 + 0x0 + + + + + EradHWBP7RegsFile + 0x0 + 0x0 + + + + + EradHWBP8RegsFile + 0x0 + 0x0 + + + + + EscssConfigRegsFile + 0x0 + 0x0 + + + + + EscssRegsFile + 0x0 + 0x0 + + + + + Flash0CtrlRegsFile + 0x0 + 0x0 + + + + + Flash0EccRegsFile + 0x0 + 0x0 + + + + + FsiRxaRegsFile + 0x0 + 0x0 + + + + + FsiRxbRegsFile + 0x0 + 0x0 + + + + + FsiRxcRegsFile + 0x0 + 0x0 + + + + + FsiRxdRegsFile + 0x0 + 0x0 + + + + + FsiRxeRegsFile + 0x0 + 0x0 + + + + + FsiRxfRegsFile + 0x0 + 0x0 + + + + + FsiRxgRegsFile + 0x0 + 0x0 + + + + + FsiRxhRegsFile + 0x0 + 0x0 + + + + + FsiTxaRegsFile + 0x0 + 0x0 + + + + + FsiTxbRegsFile + 0x0 + 0x0 + + + + + GpioCtrlRegsFile + 0x7c00 + 0x180 + + + + + + GpioDataReadRegsFile + 0x0 + 0x0 + + + + + GpioDataRegsFile + 0x7f00 + 0x30 + + + + + + HRCap6RegsFile + 0x0 + 0x0 + + + + + HRCap7RegsFile + 0x0 + 0x0 + + + + + I2caRegsFile + 0x7300 + 0x22 + + + + + + I2cbRegsFile + 0x0 + 0x0 + + + + + InputXbarRegsFile + 0x0 + 0x0 + + + + + ClbInputXbarRegsFile + 0x0 + 0x0 + + + + + McanaSsRegsFile + 0x0 + 0x0 + + + + + McanaErrRegsFile + 0x0 + 0x0 + + + + + McanaRegsFile + 0x0 + 0x0 + + + + + MemoryErrorRegsFile + 0x0 + 0x0 + + + + + MemCfgRegsFile + 0x0 + 0x0 + + + + + McbspaRegsFile + 0x0 + 0x0 + + + + + McbspbRegsFile + 0x0 + 0x0 + + + + + NmiIntruptRegsFile + 0x0 + 0x0 + + + + + OutputXbarRegsFile + 0x0 + 0x0 + + + + + ClbOutputXbarRegsFile + 0x0 + 0x0 + + + + + PieCtrlRegsFile + 0xce0 + 0x1a + + + + + + PieVectTableFile + 0x0 + 0x0 + + + + + PmbusaRegsFile + 0x0 + 0x0 + + + + + RomPrefetchRegsFile + 0x0 + 0x0 + + + + + RomWaitStateRegsFile + 0x0 + 0x0 + + + + + SciaRegsFile + 0x0 + 0x0 + + + + + ScibRegsFile + 0x0 + 0x0 + + + + + ScicRegsFile + 0x0 + 0x0 + + + + + ScidRegsFile + 0x0 + 0x0 + + + + + Sdfm1RegsFile + 0x0 + 0x0 + + + + + Sdfm2RegsFile + 0x0 + 0x0 + + + + + SpiaRegsFile + 0x0 + 0x0 + + + + + SpibRegsFile + 0x0 + 0x0 + + + + + SpicRegsFile + 0x0 + 0x0 + + + + + SpidRegsFile + 0x0 + 0x0 + + + + + SyncSocRegsFile + 0x0 + 0x0 + + + + + SysStatusRegsFile + 0x0 + 0x0 + + + + + TestErrorRegsFile + 0x0 + 0x0 + + + + + WdRegsFile + 0x7000 + 0x2b + + + + + + XbarRegsFile + 0x0 + 0x0 + + + + + XintRegsFile + 0x0 + 0x0 + + + + + .ppdata + 0x0 + 0x0 + + + + + .debug_info + 0x0 + 0x0 + 0x16917 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .debug_line + 0x0 + 0x0 + 0x6441 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .debug_abbrev + 0x0 + 0x0 + 0x5002 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .debug_aranges + 0x0 + 0x0 + 0x2068 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .debug_pubnames + 0x0 + 0x0 + 0x2637 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .debug_types + 0x0 + 0x0 + 0x89bc6 + + + + + + + + + + + + + + + + + + + + + + + + + .debug_frame + 0x0 + 0x0 + 0x4658 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + .debug_str + 0x0 + 0x0 + 0x824 + + + + + + + + + + + + + + + + + + + + + + + + + SEGMENT_0 + 0x0 + 0x0 + 0x2 + 0x5 + + + + + + SEGMENT_1 + 0x1b1 + 0x1b1 + 0x4 + 0x5 + + + + + + SEGMENT_2 + 0x1b8 + 0x1b8 + 0x24 + 0x4 + + + + + + SEGMENT_3 + 0x400 + 0x100 + 0x6 + + + + + + SEGMENT_4 + 0x8000 + 0x8000 + 0x59c + 0x5 + + + + + + SEGMENT_5 + 0xa800 + 0x42e + 0x6 + + + + + + + SEGMENT_6 + 0xb000 + 0xb000 + 0x500 + 0x4 + + + + + + SEGMENT_7 + 0xc000 + 0xc000 + 0x1000 + 0x5 + + + + + + + SEGMENT_8 + 0xce0 + 0x1a + 0x6 + + + + + + SEGMENT_9 + 0xd00 + 0x1c0 + 0x6 + + + + + + SEGMENT_10 + 0x7000 + 0x2b + 0x6 + + + + + + SEGMENT_11 + 0x7300 + 0x22 + 0x6 + + + + + + SEGMENT_12 + 0x7c00 + 0x180 + 0x6 + + + + + + SEGMENT_13 + 0x7f00 + 0x30 + 0x6 + + + + + + SEGMENT_14 + 0x5d000 + 0x1a0 + 0x6 + + + + + + SEGMENT_15 + 0x5d200 + 0x3a + 0x6 + + + + + + SEGMENT_16 + 0x5d300 + 0x9c + 0x6 + + + + + + SEGMENT_17 + 0x5d700 + 0x3e + 0x6 + + + + + + SEGMENT_18 + 0x5e700 + 0x2c + 0x6 + + + + + + SEGMENT_19 + 0x5e740 + 0x2c + 0x6 + + + + + + SEGMENT_20 + 0x5e780 + 0x2c + 0x6 + + + + + + + + BEGIN + 0x0 + 0x0 + 0x2 + 0x2 + 0x0 + RWIX + + + 0x0 + 0x2 + + + + + + BOOT_RSVD + 0x0 + 0x2 + 0x1af + 0x0 + 0x1af + RWIX + + + + + RAMM0 + 0x0 + 0x1b1 + 0x24f + 0x28 + 0x227 + RWIX + + + 0x1b1 + 0x4 + + + + 0x1b5 + 0x3 + + + 0x1b8 + 0x24 + + + + 0x1dc + 0x224 + + + + + RAMM1 + 0x0 + 0x400 + 0x3f8 + 0x100 + 0x2f8 + RWIX + + + 0x400 + 0x100 + + + + 0x500 + 0x2f8 + + + + + RAMLS0 + 0x0 + 0x8000 + 0x800 + 0x59c + 0x264 + RWIX + + + 0x8000 + 0x59c + + + + 0x859c + 0x264 + + + + + RAMLS1 + 0x0 + 0x8800 + 0x800 + 0x0 + 0x800 + RWIX + + + + + RAMLS2 + 0x0 + 0x9000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + RAMLS3 + 0x0 + 0x9800 + 0x800 + 0x0 + 0x800 + RWIX + + + + + RAMLS4 + 0x0 + 0xa000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + RAMLS5 + 0x0 + 0xa800 + 0x800 + 0x42e + 0x3d2 + RWIX + + + 0xa800 + 0x424 + + + + 0xac24 + 0xa + + + + 0xac2e + 0x3d2 + + + + + RAMLS6 + 0x0 + 0xb000 + 0x800 + 0x500 + 0x300 + RWIX + + + 0xb000 + 0x500 + + + + 0xb500 + 0x300 + + + + + RAMLS7 + 0x0 + 0xb800 + 0x800 + 0x0 + 0x800 + RWIX + + + + + RAMD0 + 0x0 + 0xc000 + 0x800 + 0x800 + 0x0 + RWIX + + + 0xc000 + 0x800 + + + + + + RAMD1 + 0x0 + 0xc800 + 0x800 + 0x800 + 0x0 + RWIX + + + 0xc800 + 0x800 + + + + + + RAMGS0 + 0x0 + 0xd000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS1 + 0x0 + 0xe000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS2 + 0x0 + 0xf000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS3 + 0x0 + 0x10000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS4 + 0x0 + 0x11000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS5 + 0x0 + 0x12000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS6 + 0x0 + 0x13000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS7 + 0x0 + 0x14000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS8 + 0x0 + 0x15000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS9 + 0x0 + 0x16000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS10 + 0x0 + 0x17000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS11 + 0x0 + 0x18000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS12 + 0x0 + 0x19000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS13 + 0x0 + 0x1a000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS14 + 0x0 + 0x1b000 + 0x1000 + 0x0 + 0x1000 + RWIX + + + + + RAMGS15 + 0x0 + 0x1c000 + 0xff8 + 0x0 + 0xff8 + RWIX + + + + + CMTOCPURAM + 0x0 + 0x38000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + CPUTOCMRAM + 0x0 + 0x39000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + CPU1TOCPU2RAM + 0x0 + 0x3a000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + CPU2TOCPU1RAM + 0x0 + 0x3b000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + CANA_MSG_RAM + 0x0 + 0x49000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + CANB_MSG_RAM + 0x0 + 0x4b000 + 0x800 + 0x0 + 0x800 + RWIX + + + + + FLASH0 + 0x0 + 0x80000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH1 + 0x0 + 0x82000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH2 + 0x0 + 0x84000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH3 + 0x0 + 0x86000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH4 + 0x0 + 0x88000 + 0x8000 + 0x0 + 0x8000 + RWIX + + + + + FLASH5 + 0x0 + 0x90000 + 0x8000 + 0x0 + 0x8000 + RWIX + + + + + FLASH6 + 0x0 + 0x98000 + 0x8000 + 0x0 + 0x8000 + RWIX + + + + + FLASH7 + 0x0 + 0xa0000 + 0x8000 + 0x0 + 0x8000 + RWIX + + + + + FLASH8 + 0x0 + 0xa8000 + 0x8000 + 0x0 + 0x8000 + RWIX + + + + + FLASH9 + 0x0 + 0xb0000 + 0x8000 + 0x0 + 0x8000 + RWIX + + + + + FLASH10 + 0x0 + 0xb8000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH11 + 0x0 + 0xba000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH12 + 0x0 + 0xbc000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + FLASH13 + 0x0 + 0xbe000 + 0x2000 + 0x0 + 0x2000 + RWIX + + + + + RESET + 0x0 + 0x3fffc0 + 0x2 + 0x0 + 0x2 + RWIX + + + + + ADCARESULT + 0x1 + 0xb00 + 0x18 + 0x0 + 0x18 + RWIX + + + + + ADCBRESULT + 0x1 + 0xb20 + 0x18 + 0x0 + 0x18 + RWIX + + + + + ADCCRESULT + 0x1 + 0xb40 + 0x18 + 0x0 + 0x18 + RWIX + + + + + ADCDRESULT + 0x1 + 0xb60 + 0x18 + 0x0 + 0x18 + RWIX + + + + + CPUTIMER0 + 0x1 + 0xc00 + 0x8 + 0x0 + 0x8 + RWIX + + + + + CPUTIMER1 + 0x1 + 0xc08 + 0x8 + 0x0 + 0x8 + RWIX + + + + + CPUTIMER2 + 0x1 + 0xc10 + 0x8 + 0x0 + 0x8 + RWIX + + + + + PIECTRL + 0x1 + 0xce0 + 0x1a + 0x1a + 0x0 + RWIX + + + 0xce0 + 0x1a + + + + + + PIEVECTTABLE + 0x1 + 0xd00 + 0x200 + 0x1c0 + 0x40 + RWIX + + + 0xd00 + 0x1c0 + + + + 0xec0 + 0x40 + + + + + DMA + 0x1 + 0x1000 + 0x200 + 0x0 + 0x200 + RWIX + + + + + CLA1 + 0x1 + 0x1400 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB1LOGICCFG + 0x1 + 0x3000 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB1LOGICCTRL + 0x1 + 0x3100 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB1DATAEXCH + 0x1 + 0x3180 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB2LOGICCFG + 0x1 + 0x3200 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB2LOGICCTRL + 0x1 + 0x3300 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB2DATAEXCH + 0x1 + 0x3380 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB3LOGICCFG + 0x1 + 0x3400 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB3LOGICCTRL + 0x1 + 0x3500 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB3DATAEXCH + 0x1 + 0x3580 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB4LOGICCFG + 0x1 + 0x3600 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB4LOGICCTRL + 0x1 + 0x3700 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB4DATAEXCH + 0x1 + 0x3780 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB5LOGICCFG + 0x1 + 0x3800 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB5LOGICCTRL + 0x1 + 0x3900 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB5DATAEXCH + 0x1 + 0x3980 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB6LOGICCFG + 0x1 + 0x3a00 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB6LOGICCTRL + 0x1 + 0x3b00 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB6DATAEXCH + 0x1 + 0x3b80 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB7LOGICCFG + 0x1 + 0x3c00 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB7LOGICCTRL + 0x1 + 0x3d00 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB7DATAEXCH + 0x1 + 0x3d80 + 0x80 + 0x0 + 0x80 + RWIX + + + + + CLB8LOGICCFG + 0x1 + 0x3e00 + 0x52 + 0x0 + 0x52 + RWIX + + + + + CLB8LOGICCTRL + 0x1 + 0x3f00 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLB8DATAEXCH + 0x1 + 0x3f80 + 0x80 + 0x0 + 0x80 + RWIX + + + + + EPWM1 + 0x1 + 0x4000 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM2 + 0x1 + 0x4100 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM3 + 0x1 + 0x4200 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM4 + 0x1 + 0x4300 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM5 + 0x1 + 0x4400 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM6 + 0x1 + 0x4500 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM7 + 0x1 + 0x4600 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM8 + 0x1 + 0x4700 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM9 + 0x1 + 0x4800 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM10 + 0x1 + 0x4900 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM11 + 0x1 + 0x4a00 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM12 + 0x1 + 0x4b00 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM13 + 0x1 + 0x4c00 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM14 + 0x1 + 0x4d00 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM15 + 0x1 + 0x4e00 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EPWM16 + 0x1 + 0x4f00 + 0x100 + 0x0 + 0x100 + RWIX + + + + + EQEP1 + 0x1 + 0x5100 + 0x40 + 0x0 + 0x40 + RWIX + + + + + EQEP2 + 0x1 + 0x5140 + 0x40 + 0x0 + 0x40 + RWIX + + + + + EQEP3 + 0x1 + 0x5180 + 0x40 + 0x0 + 0x40 + RWIX + + + + + ECAP1 + 0x1 + 0x5200 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ECAP2 + 0x1 + 0x5240 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ECAP3 + 0x1 + 0x5280 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ECAP4 + 0x1 + 0x52c0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ECAP5 + 0x1 + 0x5300 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ECAP6 + 0x1 + 0x5340 + 0x20 + 0x0 + 0x20 + RWIX + + + + + HRCAP6 + 0x1 + 0x5360 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ECAP7 + 0x1 + 0x5380 + 0x20 + 0x0 + 0x20 + RWIX + + + + + HRCAP7 + 0x1 + 0x53a0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + DACA + 0x1 + 0x5c00 + 0x8 + 0x0 + 0x8 + RWIX + + + + + DACB + 0x1 + 0x5c10 + 0x8 + 0x0 + 0x8 + RWIX + + + + + DACC + 0x1 + 0x5c20 + 0x8 + 0x0 + 0x8 + RWIX + + + + + CMPSS1 + 0x1 + 0x5c80 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS2 + 0x1 + 0x5ca0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS3 + 0x1 + 0x5cc0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS4 + 0x1 + 0x5ce0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS5 + 0x1 + 0x5d00 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS6 + 0x1 + 0x5d20 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS7 + 0x1 + 0x5d40 + 0x20 + 0x0 + 0x20 + RWIX + + + + + CMPSS8 + 0x1 + 0x5d60 + 0x20 + 0x0 + 0x20 + RWIX + + + + + SDFM1 + 0x1 + 0x5e00 + 0x80 + 0x0 + 0x80 + RWIX + + + + + SDFM2 + 0x1 + 0x5e80 + 0x80 + 0x0 + 0x80 + RWIX + + + + + MCBSPA + 0x1 + 0x6000 + 0x24 + 0x0 + 0x24 + RWIX + + + + + MCBSPB + 0x1 + 0x6040 + 0x24 + 0x0 + 0x24 + RWIX + + + + + SPIA + 0x1 + 0x6100 + 0x10 + 0x0 + 0x10 + RWIX + + + + + SPIB + 0x1 + 0x6110 + 0x10 + 0x0 + 0x10 + RWIX + + + + + SPIC + 0x1 + 0x6120 + 0x10 + 0x0 + 0x10 + RWIX + + + + + SPID + 0x1 + 0x6130 + 0x10 + 0x0 + 0x10 + RWIX + + + + + BGCRCCPU + 0x1 + 0x6340 + 0x40 + 0x0 + 0x40 + RWIX + + + + + BGCRCCLA1 + 0x1 + 0x6380 + 0x40 + 0x0 + 0x40 + RWIX + + + + + PMBUSA + 0x1 + 0x6400 + 0x20 + 0x0 + 0x20 + RWIX + + + + + FSITXA + 0x1 + 0x6600 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXA + 0x1 + 0x6680 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSITXB + 0x1 + 0x6700 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXB + 0x1 + 0x6780 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXC + 0x1 + 0x6880 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXD + 0x1 + 0x6980 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXE + 0x1 + 0x6a80 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXF + 0x1 + 0x6b80 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXG + 0x1 + 0x6c80 + 0x50 + 0x0 + 0x50 + RWIX + + + + + FSIRXH + 0x1 + 0x6d80 + 0x50 + 0x0 + 0x50 + RWIX + + + + + WD + 0x1 + 0x7000 + 0x2c + 0x2b + 0x1 + RWIX + + + 0x7000 + 0x2b + + + + 0x702b + 0x1 + + + + + NMIINTRUPT + 0x1 + 0x7060 + 0x10 + 0x0 + 0x10 + RWIX + + + + + XINT + 0x1 + 0x7070 + 0xc + 0x0 + 0xc + RWIX + + + + + SCIA + 0x1 + 0x7200 + 0x10 + 0x0 + 0x10 + RWIX + + + + + SCIB + 0x1 + 0x7210 + 0x10 + 0x0 + 0x10 + RWIX + + + + + SCIC + 0x1 + 0x7220 + 0x10 + 0x0 + 0x10 + RWIX + + + + + SCID + 0x1 + 0x7230 + 0x10 + 0x0 + 0x10 + RWIX + + + + + I2CA + 0x1 + 0x7300 + 0x22 + 0x22 + 0x0 + RWIX + + + 0x7300 + 0x22 + + + + + + I2CB + 0x1 + 0x7340 + 0x22 + 0x0 + 0x22 + RWIX + + + + + ADCA + 0x1 + 0x7400 + 0x80 + 0x0 + 0x80 + RWIX + + + + + ADCB + 0x1 + 0x7480 + 0x80 + 0x0 + 0x80 + RWIX + + + + + ADCC + 0x1 + 0x7500 + 0x80 + 0x0 + 0x80 + RWIX + + + + + ADCD + 0x1 + 0x7580 + 0x80 + 0x0 + 0x80 + RWIX + + + + + INPUTXBAR + 0x1 + 0x7900 + 0x20 + 0x0 + 0x20 + RWIX + + + + + XBAR + 0x1 + 0x7920 + 0x20 + 0x0 + 0x20 + RWIX + + + + + SYNCSOC + 0x1 + 0x7940 + 0x6 + 0x0 + 0x6 + RWIX + + + + + CLBINPUTXBAR + 0x1 + 0x7960 + 0x20 + 0x0 + 0x20 + RWIX + + + + + DMACLASRCSEL + 0x1 + 0x7980 + 0x1a + 0x0 + 0x1a + RWIX + + + + + EPWMXBAR + 0x1 + 0x7a00 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLBXBAR + 0x1 + 0x7a40 + 0x40 + 0x0 + 0x40 + RWIX + + + + + OUTPUTXBAR + 0x1 + 0x7a80 + 0x40 + 0x0 + 0x40 + RWIX + + + + + CLBOUTPUTXBAR + 0x1 + 0x7bc0 + 0x40 + 0x0 + 0x40 + RWIX + + + + + GPIOCTRL + 0x1 + 0x7c00 + 0x200 + 0x180 + 0x80 + RWIX + + + 0x7c00 + 0x180 + + + + 0x7d80 + 0x80 + + + + + GPIODATA + 0x1 + 0x7f00 + 0x40 + 0x30 + 0x10 + RWIX + + + 0x7f00 + 0x30 + + + + 0x7f30 + 0x10 + + + + + GPIODATAREAD + 0x1 + 0x7f80 + 0x10 + 0x0 + 0x10 + RWIX + + + + + EMIF1 + 0x1 + 0x47000 + 0x70 + 0x0 + 0x70 + RWIX + + + + + EMIF2 + 0x1 + 0x47800 + 0x70 + 0x0 + 0x70 + RWIX + + + + + CANA + 0x1 + 0x48000 + 0x200 + 0x0 + 0x200 + RWIX + + + + + CANB + 0x1 + 0x4a000 + 0x200 + 0x0 + 0x200 + RWIX + + + + + ESCSS + 0x1 + 0x57e00 + 0x24 + 0x0 + 0x24 + RWIX + + + + + ESCSSCONFIG + 0x1 + 0x57f00 + 0x16 + 0x0 + 0x16 + RWIX + + + + + MCANASS + 0x1 + 0x5c400 + 0x2c + 0x0 + 0x2c + RWIX + + + + + MCANA + 0x1 + 0x5c600 + 0x100 + 0x0 + 0x100 + RWIX + + + + + MCANAERR + 0x1 + 0x5c800 + 0x210 + 0x0 + 0x210 + RWIX + + + + + CPU1TOCPU2IPC + 0x1 + 0x5ce00 + 0x26 + 0x0 + 0x26 + RWIX + + + + + CPU1TOCMIPC + 0x1 + 0x5ce40 + 0x26 + 0x0 + 0x26 + RWIX + + + + + DEVCFG + 0x1 + 0x5d000 + 0x1a0 + 0x1a0 + 0x0 + RWIX + + + 0x5d000 + 0x1a0 + + + + + + CLKCFG + 0x1 + 0x5d200 + 0x100 + 0x3a + 0xc6 + RWIX + + + 0x5d200 + 0x3a + + + + 0x5d23a + 0xc6 + + + + + CPUSYS + 0x1 + 0x5d300 + 0xa0 + 0x9c + 0x4 + RWIX + + + 0x5d300 + 0x9c + + + + 0x5d39c + 0x4 + + + + + SYSSTATUS + 0x1 + 0x5d400 + 0x100 + 0x0 + 0x100 + RWIX + + + + + SYSPERIPHAC + 0x1 + 0x5d500 + 0x200 + 0x0 + 0x200 + RWIX + + + + + ANALOGSUBSYS + 0x1 + 0x5d700 + 0x100 + 0x3e + 0xc2 + RWIX + + + 0x5d700 + 0x3e + + + + 0x5d73e + 0xc2 + + + + + CMCONF + 0x1 + 0x5dc00 + 0x400 + 0x0 + 0x400 + RWIX + + + + + DCC0 + 0x1 + 0x5e700 + 0x38 + 0x2c + 0xc + RWIX + + + 0x5e700 + 0x2c + + + + 0x5e72c + 0xc + + + + + DCC1 + 0x1 + 0x5e740 + 0x38 + 0x2c + 0xc + RWIX + + + 0x5e740 + 0x2c + + + + 0x5e76c + 0xc + + + + + DCC2 + 0x1 + 0x5e780 + 0x38 + 0x2c + 0xc + RWIX + + + 0x5e780 + 0x2c + + + + 0x5e7ac + 0xc + + + + + ERADGLOBAL + 0x1 + 0x5e800 + 0x14 + 0x0 + 0x14 + RWIX + + + + + ERADHWBP1 + 0x1 + 0x5e900 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP2 + 0x1 + 0x5e908 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP3 + 0x1 + 0x5e910 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP4 + 0x1 + 0x5e918 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP5 + 0x1 + 0x5e920 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP6 + 0x1 + 0x5e928 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP7 + 0x1 + 0x5e930 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADHWBP8 + 0x1 + 0x5e938 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ERADCOUNTER1 + 0x1 + 0x5e980 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCOUNTER2 + 0x1 + 0x5e990 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCOUNTER3 + 0x1 + 0x5e9a0 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCOUNTER4 + 0x1 + 0x5e9b0 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRCGLOBAL + 0x1 + 0x5ea00 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC1 + 0x1 + 0x5ea10 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC2 + 0x1 + 0x5ea20 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC3 + 0x1 + 0x5ea30 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC4 + 0x1 + 0x5ea40 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC5 + 0x1 + 0x5ea50 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC6 + 0x1 + 0x5ea60 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC7 + 0x1 + 0x5ea70 + 0x10 + 0x0 + 0x10 + RWIX + + + + + ERADCRC8 + 0x1 + 0x5ea80 + 0x10 + 0x0 + 0x10 + RWIX + + + + + DCSMZ1 + 0x1 + 0x5f000 + 0x3e + 0x0 + 0x3e + RWIX + + + + + DCSMZ2 + 0x1 + 0x5f080 + 0x3e + 0x0 + 0x3e + RWIX + + + + + DCSMCOMMON + 0x1 + 0x5f0c0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + MEMCFG + 0x1 + 0x5f400 + 0xc0 + 0x0 + 0xc0 + RWIX + + + + + EMIF1CONFIG + 0x1 + 0x5f4c0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + EMIF2CONFIG + 0x1 + 0x5f4e0 + 0x20 + 0x0 + 0x20 + RWIX + + + + + ACCESSPROTECTION + 0x1 + 0x5f500 + 0x40 + 0x0 + 0x40 + RWIX + + + + + MEMORYERROR + 0x1 + 0x5f540 + 0x40 + 0x0 + 0x40 + RWIX + + + + + ROMWAITSTATE + 0x1 + 0x5f580 + 0x8 + 0x0 + 0x8 + RWIX + + + + + ROMPREFETCH + 0x1 + 0x5f588 + 0x8 + 0x0 + 0x8 + RWIX + + + + + TESTERROR + 0x1 + 0x5f590 + 0x10 + 0x0 + 0x10 + RWIX + + + + + FLASH0CTRL + 0x1 + 0x5f800 + 0x182 + 0x0 + 0x182 + RWIX + + + + + FLASH0ECC + 0x1 + 0x5fb00 + 0x28 + 0x0 + 0x28 + RWIX + + + + + DCSMZ1OTP + 0x1 + 0x78000 + 0x20 + 0x0 + 0x20 + RWIX + + + + + DCSMZ2OTP + 0x1 + 0x78200 + 0x20 + 0x0 + 0x20 + RWIX + + + + + + + __TI_cinit_table + + .data + 0x1b8 + 0x8 + 0xac24 + 0xa + lzss + + + .bss + 0x1c6 + 0x4 + 0xa800 + 0x424 + zero_init + + + PieVectTableFile + 0x1ca + 0x4 + 0xd00 + 0x1c0 + zero_init + + + + + __TI_handler_table + + 0x0 + __TI_zero_init + + + 0x1 + __TI_decompress_lzss + + + 0x2 + __TI_decompress_none + + + + + __TI_CINIT_Base + 0x1d0 + + + __TI_CINIT_Limit + 0x1dc + + + __TI_CINIT_Warm + 0x1dc + + + __TI_Handler_Table_Base + 0x1c0 + + + __TI_Handler_Table_Limit + 0x1c6 + + + __TI_STACK_SIZE + 0x100 + + + __TI_STACK_END + 0x500 + + + __TI_pprof_out_hndl + 0xffffffff + + + __TI_prof_data_start + 0xffffffff + + + __TI_prof_data_size + 0xffffffff + + + code_start + 0x0 + + + + EMPTY_ISR + 0xcd2a + + + + ADCA_EVT_ISR + 0xcd6b + + + + ECAP4_ISR + 0xcfeb + + + + CLB7_ISR + 0xcf0f + + + + ADCD1_ISR + 0xcdd9 + + + + ECAP6_2_ISR + 0x8000 + + + + EPWM6_TZ_ISR + 0x8154 + + + + ADCA1_ISR + 0xcd43 + + + + ADCC1_ISR + 0xcda7 + + + + ADCB1_ISR + 0xcd75 + + + + CMTOCPUXIPC7_ISR + 0xcf69 + + + + TIMER1_ISR + 0x8492 + + + + MPOST_ISR + 0x832a + + + + EPWM13_ISR + 0x8096 + + + + CLA1_4_ISR + 0xce8d + + + + USER2_ISR + 0x84d8 + + + + SCIC_RX_ISR + 0x838e + + + + SCIC_TX_ISR + 0x8398 + + + + ECAP5_ISR + 0xcff5 + + + + NMI_ISR + 0x8334 + + + + CLA_UNDERFLOW_ISR + 0xcec9 + + + + CLB8_ISR + 0xcf19 + + + + ADCD2_ISR + 0xcde3 + + + + EPWM14_TZ_ISR + 0x80b4 + + + + ADCA2_ISR + 0xcd4d + + + + EPWM11_TZ_ISR + 0x8078 + + + + ADCC2_ISR + 0xcdb1 + + + + ADCB2_ISR + 0xcd7f + + + + DMA_CH4_ISR + 0xcfaf + + + + CMTOCPUXIPC6_ISR + 0xcf5f + + + + SDFM2DR1_ISR + 0x83e8 + + + + TIMER2_ISR + 0x849c + + + + XINT5_ISR + 0x855a + + + + EPWM12_ISR + 0x8082 + + + + CLA1_5_ISR + 0xce97 + + + + SDFM1_ISR + 0x83de + + + + WAKE_ISR + 0x8528 + + + + ECAP6_ISR + 0x800a + + + + PMBUSA_ISR + 0x8352 + + + + EPWM8_TZ_ISR + 0x817c + + + + EPWM7_TZ_ISR + 0x8168 + + + + ADCD3_ISR + 0xcded + + + + RTOS_ISR + 0x835c + + + + EPWM4_ISR + 0x8122 + + + + ADCA3_ISR + 0xcd57 + + + + EPWM2_TZ_ISR + 0x8104 + + + + CLA_OVERFLOW_ISR + 0xcebf + + + + ADCC3_ISR + 0xcdbb + + + + ADCB3_ISR + 0xcd89 + + + + CLA1CRC_ISR + 0xce65 + + + + DMA_CH5_ISR + 0xcfb9 + + + + CMTOCPUXIPC5_ISR + 0xcf55 + + + + ECATRST_ISR + 0x8028 + + + + SDFM2DR2_ISR + 0x83f2 + + + + XINT4_ISR + 0x8550 + + + + EQEP1_ISR + 0x819a + + + + CLA1_6_ISR + 0xcea1 + + + + SYS_ERR_ISR + 0x8474 + + + + ECATSYNC1_ISR + 0x803c + + + + NOTUSED_ISR + 0x833e + + + + MCBSPA_RX_ISR + 0x8302 + + + + MCBSPA_TX_ISR + 0x830c + + + + SPIA_RX_ISR + 0x841a + + + + SPIA_TX_ISR + 0x8424 + + + + ECAP7_ISR + 0x801e + + + + SPID_RX_ISR + 0x8456 + + + + SPID_TX_ISR + 0x8460 + + + + EPWM10_TZ_ISR + 0x8064 + + + + EPWM5_ISR + 0x8136 + + + + DMA_CH6_ISR + 0xcfc3 + + + + SDFM1DR1_ISR + 0x83b6 + + + + CMTOCPUXIPC4_ISR + 0xcf4b + + + + SDFM2DR3_ISR + 0x83fc + + + + FPU_OFLOW_ISR + 0x81c2 + + + + USER5_ISR + 0x84f6 + + + + EQEP2_ISR + 0x81a4 + + + + CLA1_7_ISR + 0xceab + + + + ECATSYNC0_ISR + 0x8032 + + + + CLB1_ISR + 0xced3 + + + + EPWM9_TZ_ISR + 0x8190 + + + + EPWM4_TZ_ISR + 0x812c + + + + FSITXA1_ISR + 0x8276 + + + + EPWM3_TZ_ISR + 0x8118 + + + + FSITXB1_ISR + 0x828a + + + + EPWM6_ISR + 0x814a + + + + MCANA_ECC_ISR + 0x82ee + + + + ADCB_EVT_ISR + 0xcd9d + + + + CIPC0_ISR + 0xce3d + + + + EPWM8_ISR + 0x8172 + + + + EMU_ISR + 0x8050 + + + + USER11_ISR + 0x84ba + + + + SDFM1DR2_ISR + 0x83c0 + + + + CMTOCPUXIPC3_ISR + 0xcf41 + + + + EPWM15_ISR + 0x80be + + + + USER4_ISR + 0x84ec + + + + EQEP3_ISR + 0x81ae + + + + SDFM2_ISR + 0x8410 + + + + SCIA_RX_ISR + 0x8366 + + + + SCIA_TX_ISR + 0x8370 + + + + SCID_RX_ISR + 0x83a2 + + + + SCID_TX_ISR + 0x83ac + + + + CLB2_ISR + 0xcedd + + + + ADCD4_ISR + 0xcdf7 + + + + ECAP1_ISR + 0xcfcd + + + + ADCA4_ISR + 0xcd61 + + + + ADCC4_ISR + 0xcdc5 + + + + ADCB4_ISR + 0xcd93 + + + + FSITXA2_ISR + 0x8280 + + + + FSITXB2_ISR + 0x8294 + + + + EPWM7_ISR + 0x815e + + + + CIPC1_ISR + 0xce47 + + + + EPWM9_ISR + 0x8186 + + + + USER10_ISR + 0x84b0 + + + + SDFM1DR3_ISR + 0x83ca + + + + CMTOCPUXIPC2_ISR + 0xcf37 + + + + EPWM14_ISR + 0x80aa + + + + XINT1_ISR + 0x8532 + + + + USER7_ISR + 0x850a + + + + CLA1_1_ISR + 0xce6f + + + + MCANA_WAKE_ISR + 0x82f8 + + + + USER9_ISR + 0x851e + + + + CLB3_ISR + 0xcee7 + + + + ECAP2_ISR + 0xcfd7 + + + + EPWM5_TZ_ISR + 0x8140 + + + + I2CB_FIFO_ISR + 0x82bc + + + + CIPC2_ISR + 0xce51 + + + + SDFM2DR4_ISR + 0x8406 + + + + DMA_CH1_ISR + 0xcf91 + + + + CMTOCPUXIPC1_ISR + 0xcf2d + + + + CLA1_8_ISR + 0xceb5 + + + + USER6_ISR + 0x8500 + + + + CLA1_2_ISR + 0xce79 + + + + ECAT_ISR + 0x8046 + + + + USER8_ISR + 0x8514 + + + + CM_STATUS_ISR + 0xcf73 + + + + MCBSPB_RX_ISR + 0x8316 + + + + MCBSPB_TX_ISR + 0x8320 + + + + CLB4_ISR + 0xcef1 + + + + SPIB_RX_ISR + 0x842e + + + + SPIB_TX_ISR + 0x8438 + + + + ECAP3_ISR + 0xcfe1 + + + + EPWM16_TZ_ISR + 0x80dc + + + + EPWM13_TZ_ISR + 0x80a0 + + + + EPWM1_ISR + 0x80e6 + + + + CIPC3_ISR + 0xce5b + + + + DMA_CH2_ISR + 0xcf9b + + + + USER12_ISR + 0x84c4 + + + + CMTOCPUXIPC0_ISR + 0xcf23 + + + + EPWM16_ISR + 0x80d2 + + + + XINT3_ISR + 0x8546 + + + + USER1_ISR + 0x84ce + + + + CLA1_3_ISR + 0xce83 + + + + I2CA_ISR + 0x82b2 + + + + CANA0_ISR + 0xce15 + + + + CANB0_ISR + 0xce29 + + + + CLB5_ISR + 0xcefb + + + + ECAP7_2_ISR + 0x8014 + + + + FSIRXA1_ISR + 0x81d6 + + + + EPWM1_TZ_ISR + 0x80f0 + + + + FSIRXB1_ISR + 0x81ea + + + + FSIRXC1_ISR + 0x81fe + + + + FSIRXD1_ISR + 0x8212 + + + + I2CA_FIFO_ISR + 0x829e + + + + FSIRXE1_ISR + 0x8226 + + + + FSIRXF1_ISR + 0x823a + + + + FSIRXG1_ISR + 0x824e + + + + FSIRXH1_ISR + 0x8262 + + + + EPWM2_ISR + 0x80fa + + + + USBA_ISR + 0x84a6 + + + + SDFM1DR4_ISR + 0x83d4 + + + + ADCD_EVT_ISR + 0xce01 + + + + DMA_CH3_ISR + 0xcfa5 + + + + FMC_ISR + 0x81b8 + + + + ADCC_EVT_ISR + 0xcdcf + + + + EPWM11_ISR + 0x806e + + + + DATALOG_ISR + 0xcf87 + + + + XINT2_ISR + 0x853c + + + + MCANA_0_ISR + 0x82da + + + + PIE_RESERVED_ISR + 0x8348 + + + + SCIB_RX_ISR + 0x837a + + + + SCIB_TX_ISR + 0x8384 + + + + I2CB_ISR + 0x82c6 + + + + CANA1_ISR + 0xce1f + + + + SPIC_RX_ISR + 0x8442 + + + + CANB1_ISR + 0xce33 + + + + CPUCRC_ISR + 0xcf7d + + + + CLB6_ISR + 0xcf05 + + + + SPIC_TX_ISR + 0x844c + + + + EPWM15_TZ_ISR + 0x80c8 + + + + FSIRXA2_ISR + 0x81e0 + + + + FSIRXB2_ISR + 0x81f4 + + + + EPWM12_TZ_ISR + 0x808c + + + + FSIRXC2_ISR + 0x8208 + + + + ILLEGAL_ISR + 0x82d0 + + + + FSIRXD2_ISR + 0x821c + + + + FSIRXE2_ISR + 0x8230 + + + + FSIRXF2_ISR + 0x8244 + + + + FSIRXG2_ISR + 0x8258 + + + + FSIRXH2_ISR + 0x826c + + + + EPWM3_ISR + 0x810e + + + + I2CA_HIGH_ISR + 0x82a8 + + + + FPU_UFLOW_ISR + 0x81cc + + + + TIMER0_ISR + 0x8488 + + + + EPWM10_ISR + 0x805a + + + + USER3_ISR + 0x84e2 + + + + MCANA_1_ISR + 0x82e4 + + + + ClkCfgRegs + 0x5d200 + + + + PieVectTable + 0xd00 + + + + GpioCtrlRegs + 0x7c00 + + + + Dcc0Regs + 0x5e700 + + + + CpuSysRegs + 0x5d300 + + + + I2caRegs + 0x7300 + + + + Dcc1Regs + 0x5e740 + + + + Dcc2Regs + 0x5e780 + + + + DevCfgRegs + 0x5d000 + + + + PieCtrlRegs + 0xce0 + + + + WdRegs + 0x7000 + + + + GpioDataRegs + 0x7f00 + + + + AnalogSubsysRegs + 0x5d700 + + + + GPIO_SetupPinMux + 0xc14f + + + + GPIO_EnableUnbondedIOPullupsFor176Pin + 0xcc8c + + + + GPIO_EnableUnbondedIOPullups + 0xcd1c + + + + GPIO_SetupPinOptions + 0xc24e + + + + InitGpio + 0xca8b + + + + InitPieCtrl + 0xcc35 + + + + InitPieVectTable + 0xcba2 + + + + PieVectTableInit + 0xb340 + + + + ComputeCntrSeedValue + 0xc800 + + + + VerifyXTAL + 0xc4f9 + + + + IsPLLValid + 0xc5b0 + + + + InitPeripheralClocks + 0xc665 + + + + SysIntOsc1Sel + 0x847e + + + + SysXtalOscSel + 0xcc12 + + + + SysXtalOscSESel + 0xccd6 + + + + AuxIntOsc2Sel + 0x856d + + + + InitSysCtrl + 0xca39 + + + + InitAuxPll + 0xc717 + + + + DisableDog + 0xcd0e + + + + AuxAuxClkSel + 0xce0b + + + + AuxXtalOscSESel + 0xccec + + + + AuxXtalOscSel + 0xccfd + + + + InitSysPll + 0xc33b + + + + SysIntOsc2Sel + 0x8575 + + + + F28x_usDelay + 0x1b1 + + + + main + 0xc91d + + + + I2CWrite + 0xc7c3 + + + + SSD1306_setPosition + 0xcbc8 + + + + I2C_TXdata + 0xac10 + + + + I2C_RXdata + 0xac00 + + + + SSD1306_GotoXY + 0x846a + + + + SSD1306_DrawPixel + 0xc9df + + + + I2CMaster_Init + 0xcbee + + + + SSD1306_Init + 0xc000 + + + + ssd1306_DrawBitmap + 0xc97e + + + + SSD1306_Fill + 0xc7f1 + + + + SSD1306_UpdateScreen + 0xcadc + + + + ceil + 0xc421 + + + + ceill + 0xc421 + + + + _c_int00 + 0xcca5 + + + + __stack + 0x400 + + + + __c28xabi_divf + 0xc895 + + + + __c28xabi_orll + 0xccc6 + + + + __c28xabi_xorll + 0xccce + + + + __c28xabi_andll + 0xccbe + + + + _system_pre_init + 0x859a + + + + __TI_auto_init_nobinit_nopinit + 0xcb4e + + + + __TI_zero_init + 0x8594 + + + + __TI_decompress_none + 0x857d + + + + __TI_decompress_lzss + 0xcb20 + + + + C$$EXIT + 0xcb79 + + + + abort + 0xcb79 + + + + exit + 0xcb7b + + + + __TI_dtors_ptr + 0xac28 + + + + __TI_cleanup_ptr + 0xac26 + + + + __TI_enable_exit_profile_output + 0xac24 + + + + _nop + 0x856c + + + + _lock + 0xac2a + + + + _unlock + 0xac2c + + + + _register_lock + 0x8568 + + + + _register_unlock + 0x8564 + + + + _args_main + 0xcd37 + + + + memset + 0x858d + + + + memcpy + 0xcc54 + + + + _system_post_cinit + 0xcfff + + + + __c_args__ + 0x0 + + + Link successful + diff --git a/i2c_ex1_master/CPU1_RAM/i2c_oled.d b/i2c_ex1_master/CPU1_RAM/i2c_oled.d new file mode 100644 index 0000000..40bbb55 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/i2c_oled.d @@ -0,0 +1,249 @@ +# FIXED + +i2c_oled.obj: ../i2c_oled.c +i2c_oled.obj: ../i2c_oled.h +i2c_oled.obj: ../fonts.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/string.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/xlocale/_string.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f28x_project.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_typedefs.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h +i2c_oled.obj: C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h +i2c_oled.obj: C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h + +../i2c_oled.c: + +../i2c_oled.h: + +../fonts.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/string.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_ti_config.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/linkage.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/cdefs.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/xlocale/_string.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f28x_project.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_typedefs.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_device.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/assert.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdarg.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_types.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdbool.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stddef.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/_stdint40.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/machine/_stdint.h: + +C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/sys/_stdint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_adc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_analogsubsys.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_bgcrc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cla.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clb.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_clbxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cmpss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_cputimer.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dac.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcsm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dma.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecap.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ecat_ss.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_emif.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_epwmxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_eqep.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_erad.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_flash.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_fsi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_gpio.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_hwbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_i2c.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_inputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_ipc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcbsp.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_memconfig.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_nmiintrupt.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_outputxbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pbist.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_piectrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pievect.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_pmbus.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sci.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sdfm.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_spi.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_sysctrl.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_wwd.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xbar.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_xint.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_can.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_dcc.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include/f2838x_mcan.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_examples.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_globalprototypes.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cputimervars.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_cla_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_can_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dac_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_memctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_epwm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_adc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_emif_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_gpio_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_ipc_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_pie_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_dma_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sdfm_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_sysctrl_defines.h: + +C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include/f2838x_defaultisr.h: + diff --git a/i2c_ex1_master/CPU1_RAM/i2c_oled.obj b/i2c_ex1_master/CPU1_RAM/i2c_oled.obj new file mode 100644 index 0000000..181298e Binary files /dev/null and b/i2c_ex1_master/CPU1_RAM/i2c_oled.obj differ diff --git a/i2c_ex1_master/CPU1_RAM/makefile b/i2c_ex1_master/CPU1_RAM/makefile new file mode 100644 index 0000000..bde2fe1 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/makefile @@ -0,0 +1,168 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +SHELL = cmd.exe + +CG_TOOL_ROOT := C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS + +GEN_OPTS__FLAG := +GEN_CMDS__FLAG := + +ORDERED_OBJS += \ +"./f2838x_codestartbranch.obj" \ +"./f2838x_cputimers.obj" \ +"./f2838x_defaultisr.obj" \ +"./f2838x_dma.obj" \ +"./f2838x_epwm.obj" \ +"./f2838x_globalvariabledefs.obj" \ +"./f2838x_gpio.obj" \ +"./f2838x_piectrl.obj" \ +"./f2838x_pievect.obj" \ +"./f2838x_sysctrl.obj" \ +"./f2838x_usdelay.obj" \ +"./fonts.obj" \ +"./i2c_ex1_master.obj" \ +"./i2c_oled.obj" \ +"../2838x_RAM_lnk_cpu1.cmd" \ +"../f2838x_headers_nonBIOS_cpu1.cmd" \ +$(GEN_CMDS__FLAG) \ +-llibc.a \ + +-include ../makefile.init + +RM := DEL /F +RMDIR := RMDIR /S/Q + +# All of the sources participating in the build are defined here +-include sources.mk +-include subdir_vars.mk +-include subdir_rules.mk +-include objects.mk + +ifneq ($(MAKECMDGOALS),clean) +ifneq ($(strip $(C55_DEPS)),) +-include $(C55_DEPS) +endif +ifneq ($(strip $(C_UPPER_DEPS)),) +-include $(C_UPPER_DEPS) +endif +ifneq ($(strip $(S67_DEPS)),) +-include $(S67_DEPS) +endif +ifneq ($(strip $(S62_DEPS)),) +-include $(S62_DEPS) +endif +ifneq ($(strip $(S_DEPS)),) +-include $(S_DEPS) +endif +ifneq ($(strip $(OPT_DEPS)),) +-include $(OPT_DEPS) +endif +ifneq ($(strip $(C??_DEPS)),) +-include $(C??_DEPS) +endif +ifneq ($(strip $(ASM_UPPER_DEPS)),) +-include $(ASM_UPPER_DEPS) +endif +ifneq ($(strip $(S??_DEPS)),) +-include $(S??_DEPS) +endif +ifneq ($(strip $(C64_DEPS)),) +-include $(C64_DEPS) +endif +ifneq ($(strip $(CXX_DEPS)),) +-include $(CXX_DEPS) +endif +ifneq ($(strip $(S64_DEPS)),) +-include $(S64_DEPS) +endif +ifneq ($(strip $(INO_DEPS)),) +-include $(INO_DEPS) +endif +ifneq ($(strip $(CLA_DEPS)),) +-include $(CLA_DEPS) +endif +ifneq ($(strip $(S55_DEPS)),) +-include $(S55_DEPS) +endif +ifneq ($(strip $(SV7A_DEPS)),) +-include $(SV7A_DEPS) +endif +ifneq ($(strip $(C62_DEPS)),) +-include $(C62_DEPS) +endif +ifneq ($(strip $(C67_DEPS)),) +-include $(C67_DEPS) +endif +ifneq ($(strip $(PDE_DEPS)),) +-include $(PDE_DEPS) +endif +ifneq ($(strip $(K_DEPS)),) +-include $(K_DEPS) +endif +ifneq ($(strip $(C_DEPS)),) +-include $(C_DEPS) +endif +ifneq ($(strip $(CC_DEPS)),) +-include $(CC_DEPS) +endif +ifneq ($(strip $(C++_DEPS)),) +-include $(C++_DEPS) +endif +ifneq ($(strip $(C43_DEPS)),) +-include $(C43_DEPS) +endif +ifneq ($(strip $(S43_DEPS)),) +-include $(S43_DEPS) +endif +ifneq ($(strip $(ASM_DEPS)),) +-include $(ASM_DEPS) +endif +ifneq ($(strip $(S_UPPER_DEPS)),) +-include $(S_UPPER_DEPS) +endif +ifneq ($(strip $(CPP_DEPS)),) +-include $(CPP_DEPS) +endif +ifneq ($(strip $(SA_DEPS)),) +-include $(SA_DEPS) +endif +endif + +-include ../makefile.defs + +# Add inputs and outputs from these tool invocations to the build variables +EXE_OUTPUTS += \ +i2c_ex1_master.out \ + +EXE_OUTPUTS__QUOTED += \ +"i2c_ex1_master.out" \ + + +# All Target +all: $(OBJS) $(CMD_SRCS) $(GEN_CMDS) + @$(MAKE) --no-print-directory -Onone "i2c_ex1_master.out" + +# Tool invocations +i2c_ex1_master.out: $(OBJS) $(CMD_SRCS) $(GEN_CMDS) + @echo 'Building target: "$@"' + @echo 'Invoking: C2000 Linker' + "C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/bin/cl2000" -v28 -ml -mt --cla_support=cla2 --float_support=fpu64 --idiv_support=idiv0 --tmu_support=tmu0 --vcu_support=vcrc -Ooff --advice:performance=all --define=DEBUG --define=CPU1 --diag_suppress=10063 --diag_warning=225 --diag_wrap=off --display_error_number --gen_func_subsections=on --abi=eabi --cla_background_task=on -z -m"i2c_ex1_master.map" --stack_size=0x100 --warn_sections -i"C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/lib" -i"C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include" --reread_libs --diag_wrap=off --display_error_number --xml_link_info="i2c_ex1_master_linkInfo.xml" --entry_point=code_start --rom_model -o "i2c_ex1_master.out" $(ORDERED_OBJS) + @echo 'Finished building target: "$@"' + @echo ' ' + +# Other Targets +clean: + -$(RM) $(EXE_OUTPUTS__QUOTED) + -$(RM) "f2838x_codestartbranch.obj" "f2838x_cputimers.obj" "f2838x_defaultisr.obj" "f2838x_dma.obj" "f2838x_epwm.obj" "f2838x_globalvariabledefs.obj" "f2838x_gpio.obj" "f2838x_piectrl.obj" "f2838x_pievect.obj" "f2838x_sysctrl.obj" "f2838x_usdelay.obj" "fonts.obj" "i2c_ex1_master.obj" "i2c_oled.obj" + -$(RM) "f2838x_cputimers.d" "f2838x_defaultisr.d" "f2838x_dma.d" "f2838x_epwm.d" "f2838x_globalvariabledefs.d" "f2838x_gpio.d" "f2838x_piectrl.d" "f2838x_pievect.d" "f2838x_sysctrl.d" "fonts.d" "i2c_ex1_master.d" "i2c_oled.d" + -$(RM) "f2838x_codestartbranch.d" "f2838x_usdelay.d" + -@echo 'Finished clean' + -@echo ' ' + +.PHONY: all clean dependents +.SECONDARY: + +-include ../makefile.targets + diff --git a/i2c_ex1_master/CPU1_RAM/objects.mk b/i2c_ex1_master/CPU1_RAM/objects.mk new file mode 100644 index 0000000..ad64ce9 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/objects.mk @@ -0,0 +1,8 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +USER_OBJS := + +LIBS := -llibc.a + diff --git a/i2c_ex1_master/CPU1_RAM/sources.mk b/i2c_ex1_master/CPU1_RAM/sources.mk new file mode 100644 index 0000000..57d4267 --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/sources.mk @@ -0,0 +1,115 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +C55_SRCS := +A_SRCS := +ASM_UPPER_SRCS := +EXE_SRCS := +LDS_UPPER_SRCS := +CPP_SRCS := +CMD_SRCS := +O_SRCS := +ELF_SRCS := +C??_SRCS := +C64_SRCS := +C67_SRCS := +SA_SRCS := +S64_SRCS := +OPT_SRCS := +CXX_SRCS := +S67_SRCS := +S??_SRCS := +PDE_SRCS := +SV7A_SRCS := +K_SRCS := +CLA_SRCS := +S55_SRCS := +LD_UPPER_SRCS := +OUT_SRCS := +INO_SRCS := +LIB_SRCS := +ASM_SRCS := +S_UPPER_SRCS := +S43_SRCS := +LD_SRCS := +CMD_UPPER_SRCS := +C_UPPER_SRCS := +C++_SRCS := +C43_SRCS := +OBJ_SRCS := +LDS_SRCS := +S_SRCS := +CC_SRCS := +S62_SRCS := +C62_SRCS := +C_SRCS := +C55_DEPS := +C_UPPER_DEPS := +S67_DEPS := +S62_DEPS := +S_DEPS := +OPT_DEPS := +C??_DEPS := +ASM_UPPER_DEPS := +S??_DEPS := +C64_DEPS := +CXX_DEPS := +S64_DEPS := +INO_DEPS := +CLA_DEPS := +S55_DEPS := +SV7A_DEPS := +EXE_OUTPUTS := +C62_DEPS := +C67_DEPS := +PDE_DEPS := +K_DEPS := +C_DEPS := +CC_DEPS := +BIN_OUTPUTS := +C++_DEPS := +C43_DEPS := +S43_DEPS := +OBJS := +ASM_DEPS := +S_UPPER_DEPS := +CPP_DEPS := +SA_DEPS := +C++_DEPS__QUOTED := +OPT_DEPS__QUOTED := +S_UPPER_DEPS__QUOTED := +SA_DEPS__QUOTED := +C??_DEPS__QUOTED := +S67_DEPS__QUOTED := +C55_DEPS__QUOTED := +CC_DEPS__QUOTED := +ASM_UPPER_DEPS__QUOTED := +SV7A_DEPS__QUOTED := +S??_DEPS__QUOTED := +OBJS__QUOTED := +C67_DEPS__QUOTED := +K_DEPS__QUOTED := +S55_DEPS__QUOTED := +INO_DEPS__QUOTED := +C62_DEPS__QUOTED := +C_DEPS__QUOTED := +C_UPPER_DEPS__QUOTED := +C43_DEPS__QUOTED := +CPP_DEPS__QUOTED := +BIN_OUTPUTS__QUOTED := +C64_DEPS__QUOTED := +CXX_DEPS__QUOTED := +CLA_DEPS__QUOTED := +S_DEPS__QUOTED := +ASM_DEPS__QUOTED := +S43_DEPS__QUOTED := +EXE_OUTPUTS__QUOTED := +S64_DEPS__QUOTED := +S62_DEPS__QUOTED := +PDE_DEPS__QUOTED := + +# Every subdirectory with source files must be described here +SUBDIRS := \ +. \ + diff --git a/i2c_ex1_master/CPU1_RAM/subdir_rules.mk b/i2c_ex1_master/CPU1_RAM/subdir_rules.mk new file mode 100644 index 0000000..dccbebf --- /dev/null +++ b/i2c_ex1_master/CPU1_RAM/subdir_rules.mk @@ -0,0 +1,22 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +SHELL = cmd.exe + +# Each subdirectory must supply rules for building sources it contributes +%.obj: ../%.asm $(GEN_OPTS) | $(GEN_FILES) $(GEN_MISC_FILES) + @echo 'Building file: "$<"' + @echo 'Invoking: C2000 Compiler' + "C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/bin/cl2000" -v28 -ml -mt --cla_support=cla2 --float_support=fpu64 --idiv_support=idiv0 --tmu_support=tmu0 --vcu_support=vcrc -Ooff --include_path="C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/i2c_ex1_master" --include_path="C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/common/include" --include_path="C:/Users/sedov/Desktop/Work/C2000Ware_5_00_00_00/device_support/f2838x/headers/include" --include_path="C:/ti/ccs1240/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include" --advice:performance=all --define=DEBUG --define=CPU1 --diag_suppress=10063 --diag_warning=225 --diag_wrap=off --display_error_number --gen_func_subsections=on --abi=eabi --cla_background_task=on --preproc_with_compile --preproc_dependency="$(basename $(>6 ;Set data page for WDCR register + MOV @7029h, #0068h ;Set WDDIS bit in WDCR to disable WD + EDIS ;Disable EALLOW protected register access + LB _c_int00 ;Branch to start of boot._asm in RTS library + + .endif + +;end wd_disable + + .end + +;// +;// End of file. +;// diff --git a/i2c_ex1_master/f2838x_cputimers.c b/i2c_ex1_master/f2838x_cputimers.c new file mode 100644 index 0000000..ed6db21 --- /dev/null +++ b/i2c_ex1_master/f2838x_cputimers.c @@ -0,0 +1,181 @@ +//########################################################################### +// +// FILE: f2838x_cputimers.c +// +// TITLE: CPU 32-bit Timers Initialization & Support Functions. +// +//########################################################################### +// +// +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" +#include "f2838x_examples.h" + +// +// Globals +// +struct CPUTIMER_VARS CpuTimer0; +struct CPUTIMER_VARS CpuTimer1; +struct CPUTIMER_VARS CpuTimer2; + +// +// InitCpuTimers - This function initializes all three CPU timers to a known +// state. +// +void InitCpuTimers(void) +{ + // + // CPU Timer 0 + // Initialize address pointers to respective timer registers: + // + CpuTimer0.RegsAddr = &CpuTimer0Regs; + + // + // Initialize timer period to maximum: + // + CpuTimer0Regs.PRD.all = 0xFFFFFFFF; + + // + // Initialize pre-scale counter to divide by 1 (SYSCLKOUT): + // + CpuTimer0Regs.TPR.all = 0; + CpuTimer0Regs.TPRH.all = 0; + + // + // Make sure timer is stopped: + // + CpuTimer0Regs.TCR.bit.TSS = 1; + + // + // Reload all counter register with period value: + // + CpuTimer0Regs.TCR.bit.TRB = 1; + + // + // Reset interrupt counters: + // + CpuTimer0.InterruptCount = 0; + + // + // Initialize address pointers to respective timer registers: + // + CpuTimer1.RegsAddr = &CpuTimer1Regs; + CpuTimer2.RegsAddr = &CpuTimer2Regs; + + // + // Initialize timer period to maximum: + // + CpuTimer1Regs.PRD.all = 0xFFFFFFFF; + CpuTimer2Regs.PRD.all = 0xFFFFFFFF; + + // + // Initialize pre-scale counter to divide by 1 (SYSCLKOUT): + // + CpuTimer1Regs.TPR.all = 0; + CpuTimer1Regs.TPRH.all = 0; + CpuTimer2Regs.TPR.all = 0; + CpuTimer2Regs.TPRH.all = 0; + + // + // Make sure timers are stopped: + // + CpuTimer1Regs.TCR.bit.TSS = 1; + CpuTimer2Regs.TCR.bit.TSS = 1; + + // + // Reload all counter register with period value: + // + CpuTimer1Regs.TCR.bit.TRB = 1; + CpuTimer2Regs.TCR.bit.TRB = 1; + + // + // Reset interrupt counters: + // + CpuTimer1.InterruptCount = 0; + CpuTimer2.InterruptCount = 0; +} + +// +// ConfigCpuTimer - This function initializes the selected timer to the period +// specified by the "Freq" and "Period" parameters. The "Freq" +// is entered as "MHz" and the period in "uSeconds". The timer +// is held in the stopped state after configuration. +// +void ConfigCpuTimer(struct CPUTIMER_VARS *Timer, float Freq, float Period) +{ + Uint32 temp; + + // + // Initialize timer period: + // + Timer->CPUFreqInMHz = Freq; + Timer->PeriodInUSec = Period; + temp = (long) (Freq * Period); + + // + // Counter decrements PRD+1 times each period + // + Timer->RegsAddr->PRD.all = temp - 1; + + // + // Set pre-scale counter to divide by 1 (SYSCLKOUT): + // + Timer->RegsAddr->TPR.all = 0; + Timer->RegsAddr->TPRH.all = 0; + + // + // Initialize timer control register: + // + Timer->RegsAddr->TCR.bit.TSS = 1; // 1 = Stop timer, 0 = Start/Restart + // Timer + Timer->RegsAddr->TCR.bit.TRB = 1; // 1 = reload timer + Timer->RegsAddr->TCR.bit.SOFT = 0; + Timer->RegsAddr->TCR.bit.FREE = 0; // Timer Free Run Disabled + Timer->RegsAddr->TCR.bit.TIE = 1; // 0 = Disable/ 1 = Enable Timer + // Interrupt + + // + // Reset interrupt counter: + // + Timer->InterruptCount = 0; +} + + +// +// End of file +// diff --git a/i2c_ex1_master/f2838x_defaultisr.c b/i2c_ex1_master/f2838x_defaultisr.c new file mode 100644 index 0000000..0a9c44f --- /dev/null +++ b/i2c_ex1_master/f2838x_defaultisr.c @@ -0,0 +1,4635 @@ +//########################################################################### +// +// FILE: f2838x_defaultisr.c +// +// TITLE: f2838x Device Default Interrupt Service Routines +// +//########################################################################### +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" // f2838x Header File Include File +#include "f2838x_examples.h" // f2838x Examples Include File + +// +// CPU Timer 1 Interrupt +// +interrupt void TIMER1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// CPU Timer 2 Interrupt +// +interrupt void TIMER2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// Datalogging Interrupt +// +interrupt void DATALOG_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// RTOS Interrupt +// +interrupt void RTOS_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// Emulation Interrupt +// +interrupt void EMU_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// Non-Maskable Interrupt +// +interrupt void NMI_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// Illegal Operation Trap +// +interrupt void ILLEGAL_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 1 +// +interrupt void USER1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 2 +// +interrupt void USER2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 3 +// +interrupt void USER3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 4 +// +interrupt void USER4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 5 +// +interrupt void USER5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 6 +// +interrupt void USER6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 7 +// +interrupt void USER7_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 8 +// +interrupt void USER8_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 9 +// +interrupt void USER9_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 10 +// +interrupt void USER10_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 11 +// +interrupt void USER11_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// User Defined Trap 12 +// +interrupt void USER12_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.1 - ADCA Interrupt 1 +// +interrupt void ADCA1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.2 - ADCB Interrupt 1 +// +interrupt void ADCB1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.3 - ADCC Interrupt 1 +// +interrupt void ADCC1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.4 - XINT1 Interrupt +// +interrupt void XINT1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.5 - XINT2 Interrupt +// +interrupt void XINT2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.6 - ADCD Interrupt 1 +// +interrupt void ADCD1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.7 - Timer 0 Interrupt +// +interrupt void TIMER0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.8 - Standby and Halt Wakeup Interrupt +// +interrupt void WAKE_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.1 - ePWM1 Trip Zone Interrupt +// +interrupt void EPWM1_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.2 - ePWM2 Trip Zone Interrupt +// +interrupt void EPWM2_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.3 - ePWM3 Trip Zone Interrupt +// +interrupt void EPWM3_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.4 - ePWM4 Trip Zone Interrupt +// +interrupt void EPWM4_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.5 - ePWM5 Trip Zone Interrupt +// +interrupt void EPWM5_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.6 - ePWM6 Trip Zone Interrupt +// +interrupt void EPWM6_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.7 - ePWM7 Trip Zone Interrupt +// +interrupt void EPWM7_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.8 - ePWM8 Trip Zone Interrupt +// +interrupt void EPWM8_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.1 - ePWM1 Interrupt +// +interrupt void EPWM1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.2 - ePWM2 Interrupt +// +interrupt void EPWM2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.3 - ePWM3 Interrupt +// +interrupt void EPWM3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.4 - ePWM4 Interrupt +// +interrupt void EPWM4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.5 - ePWM5 Interrupt +// +interrupt void EPWM5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.6 - ePWM6 Interrupt +// +interrupt void EPWM6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.7 - ePWM7 Interrupt +// +interrupt void EPWM7_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.8 - ePWM8 Interrupt +// +interrupt void EPWM8_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.1 - eCAP1 Interrupt +// +interrupt void ECAP1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.2 - eCAP2 Interrupt +// +interrupt void ECAP2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.3 - eCAP3 Interrupt +// +interrupt void ECAP3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.4 - eCAP4 Interrupt +// +interrupt void ECAP4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.5 - eCAP5 Interrupt +// +interrupt void ECAP5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.6 - eCAP6 Interrupt +// +interrupt void ECAP6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.7 - eCAP7 Interrupt +// +interrupt void ECAP7_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.1 - eQEP1 Interrupt +// +interrupt void EQEP1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.2 - eQEP2 Interrupt +// +interrupt void EQEP2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.3 - eQEP3 Interrupt +// +interrupt void EQEP3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.5 - CLB1 (Reconfigurable Logic) Interrupt +// +interrupt void CLB1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.6 - CLB2 (Reconfigurable Logic) Interrupt +// +interrupt void CLB2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.7 - CLB3 (Reconfigurable Logic) Interrupt +// +interrupt void CLB3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.8 - CLB4 (Reconfigurable Logic) Interrupt +// +interrupt void CLB4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.1 - SPIA Receive Interrupt +// +interrupt void SPIA_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.2 - SPIA Transmit Interrupt +// +interrupt void SPIA_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.3 - SPIB Receive Interrupt +// +interrupt void SPIB_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.4 - SPIB Transmit Interrupt +// +interrupt void SPIB_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.5 - McBSPA Receive Interrupt +// +interrupt void MCBSPA_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.6 - McBSPA Transmit Interrupt +// +interrupt void MCBSPA_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.7 - McBSPB Receive Interrupt +// +interrupt void MCBSPB_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.8 - McBSPB Transmit Interrupt +// +interrupt void MCBSPB_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.1 - DMA Channel 1 Interrupt +// +interrupt void DMA_CH1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.2 - DMA Channel 2 Interrupt +// +interrupt void DMA_CH2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.3 - DMA Channel 3 Interrupt +// +interrupt void DMA_CH3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.4 - DMA Channel 4 Interrupt +// +interrupt void DMA_CH4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.5 - DMA Channel 5 Interrupt +// +interrupt void DMA_CH5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.6 - DMA Channel 6 Interrupt +// +interrupt void DMA_CH6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.1 - I2CA Interrupt 1 +// +interrupt void I2CA_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.2 - I2CA Interrupt 2 +// +interrupt void I2CA_FIFO_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.3 - I2CB Interrupt 1 +// +interrupt void I2CB_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.4 - I2CB Interrupt 2 +// +interrupt void I2CB_FIFO_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.5 - SCIC Receive Interrupt +// +interrupt void SCIC_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.6 - SCIC Transmit Interrupt +// +interrupt void SCIC_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.7 - SCID Receive Interrupt +// +interrupt void SCID_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.8 - SCID Transmit Interrupt +// +interrupt void SCID_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.1 - SCIA Receive Interrupt +// +interrupt void SCIA_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.2 - SCIA Transmit Interrupt +// +interrupt void SCIA_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.3 - SCIB Receive Interrupt +// +interrupt void SCIB_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.4 - SCIB Transmit Interrupt +// +interrupt void SCIB_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.5 - CANA Interrupt 0 +// +interrupt void CANA0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.6 - CANA Interrupt 1 +// +interrupt void CANA1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.7 - CANB Interrupt 0 +// +interrupt void CANB0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.8 - CANB Interrupt 1 +// +interrupt void CANB1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.1 - ADCA Event Interrupt +// +interrupt void ADCA_EVT_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.2 - ADCA Interrupt 2 +// +interrupt void ADCA2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.3 - ADCA Interrupt 3 +// +interrupt void ADCA3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.4 - ADCA Interrupt 4 +// +interrupt void ADCA4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.5 - ADCB Event Interrupt +// +interrupt void ADCB_EVT_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.6 - ADCB Interrupt 2 +// +interrupt void ADCB2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.7 - ADCB Interrupt 3 +// +interrupt void ADCB3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.8 - ADCB Interrupt 4 +// +interrupt void ADCB4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.1 - CLA1 Interrupt 1 +// +interrupt void CLA1_1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.2 - CLA1 Interrupt 2 +// +interrupt void CLA1_2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.3 - CLA1 Interrupt 3 +// +interrupt void CLA1_3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.4 - CLA1 Interrupt 4 +// +interrupt void CLA1_4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.5 - CLA1 Interrupt 5 +// +interrupt void CLA1_5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.6 - CLA1 Interrupt 6 +// +interrupt void CLA1_6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.7 - CLA1 Interrupt 7 +// +interrupt void CLA1_7_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.8 - CLA1 Interrupt 8 +// +interrupt void CLA1_8_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.1 - XINT3 Interrupt +// +interrupt void XINT3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.2 - XINT4 Interrupt +// +interrupt void XINT4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.3 - XINT5 Interrupt +// +interrupt void XINT5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.4 - MPOST Interrupt +// +interrupt void MPOST_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.5 - Flash Wrapper Operation Done Interrupt +// +interrupt void FMC_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.7 - FPU Overflow Interrupt +// +interrupt void FPU_OFLOW_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.8 - FPU Underflow Interrupt +// +interrupt void FPU_UFLOW_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.9 - I2CA Interrupt high priority +// +interrupt void I2CA_HIGH_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.10 - System error interrupt +// +interrupt void SYS_ERR_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.11 - ETHERCAT SYNC0 interrupt +// +interrupt void ECATSYNC0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.12 - ETHERCAT main interrupt +// +interrupt void ECAT_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.13 - C28x CPU IPC interrupt 1 +// +interrupt void CIPC0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.14 - C28x CPU IPC interrupt 2 +// +interrupt void CIPC1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.15 - C28x CPU IPC interrupt 3 +// +interrupt void CIPC2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 1.16 - C28x CPU IPC interrupt 4 +// +interrupt void CIPC3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.9 - ePWM9 Trip Zone Interrupt +// +interrupt void EPWM9_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.10 - ePWM10 Trip Zone Interrupt +// +interrupt void EPWM10_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.11 - ePWM11 Trip Zone Interrupt +// +interrupt void EPWM11_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.12 - ePWM12 Trip Zone Interrupt +// +interrupt void EPWM12_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.13 - ePWM13 Trip Zone Interrupt +// +interrupt void EPWM13_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.14 - ePWM14 Trip Zone Interrupt +// +interrupt void EPWM14_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.15 - ePWM15 Trip Zone Interrupt +// +interrupt void EPWM15_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 2.16 - ePWM16 Trip Zone Interrupt +// +interrupt void EPWM16_TZ_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.9 - ePWM9 Interrupt +// +interrupt void EPWM9_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.10 - ePWM10 Interrupt +// +interrupt void EPWM10_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.11 - ePWM11 Interrupt +// +interrupt void EPWM11_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.12 - ePWM12 Interrupt +// +interrupt void EPWM12_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.13 - ePWM13 Interrupt +// +interrupt void EPWM13_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.14 - ePWM14 Interrupt +// +interrupt void EPWM14_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.15 - ePWM15 Interrupt +// +interrupt void EPWM15_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 3.16 - ePWM16 Interrupt +// +interrupt void EPWM16_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.9 - FSIA Transmit interrupt 1 +// +interrupt void FSITXA1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.10 - FSIA Transmit interrupt 2 +// +interrupt void FSITXA2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.11 - FSIB Transmit interrupt 1 +// +interrupt void FSITXB1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.12 - FSIB Transmit interrupt 2 +// +interrupt void FSITXB2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.13 - FSIA Receive interrupt 1 +// +interrupt void FSIRXA1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.14 - FSIA Receive interrupt 2 +// +interrupt void FSIRXA2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.15 - FSIB Receive interrupt 1 +// +interrupt void FSIRXB1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 4.16 - FSIB Receive interrupt 2 +// +interrupt void FSIRXB2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.9 - Sigma Delta Filter Module1 Interrupt +// +interrupt void SDFM1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.10 - Sigma Delta Filter Module2 Interrupt +// +interrupt void SDFM2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.11 - ETHERCAT Resetout Interrupt +// +interrupt void ECATRST_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.12 - ETHERCAT SYNC1 interrupt +// +interrupt void ECATSYNC1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.13 - Sigma Delta Filter Module1 Filter 1 Interrupt +// +interrupt void SDFM1DR1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.14 - Sigma Delta Filter Module1 Filter 2 Interrupt +// +interrupt void SDFM1DR2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.15 - Sigma Delta Filter Module1 Filter 3 Interrupt +// +interrupt void SDFM1DR3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 5.16 - Sigma Delta Filter Module1 Filter 4 Interrupt +// +interrupt void SDFM1DR4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.9 - SPIC Receive Interrupt +// +interrupt void SPIC_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.10 - SPIC Transmit Interrupt +// +interrupt void SPIC_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.11 - SPID Receive Interrupt +// +interrupt void SPID_RX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.12 - SPID Transmit Interrupt +// +interrupt void SPID_TX_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.13 - Sigma Delta Filter Module2 Filter 1 Interrupt +// +interrupt void SDFM2DR1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.14 - Sigma Delta Filter Module2 Filter 2 Interrupt +// +interrupt void SDFM2DR2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.15 - Sigma Delta Filter Module2 Filter 3 Interrupt +// +interrupt void SDFM2DR3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 6.16 - Sigma Delta Filter Module2 Filter 4 Interrupt +// +interrupt void SDFM2DR4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.9 - FSIC Receive interrupt 1 +// +interrupt void FSIRXC1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.10 - FSIC Receive interrupt 2 +// +interrupt void FSIRXC2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.11 - FSID Receive interrupt 1 +// +interrupt void FSIRXD1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.12 - FSID Receive interrupt 2 +// +interrupt void FSIRXD2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.13 - FSIE Receive interrupt 1 +// +interrupt void FSIRXE1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.14 - FSIE Receive interrupt 2 +// +interrupt void FSIRXE2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.15 - FSIF Receive interrupt 1 +// +interrupt void FSIRXF1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 7.16 - FSIF Receive interrupt 2 +// +interrupt void FSIRXF2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.9 - FSIG Receive interrupt 1 +// +interrupt void FSIRXG1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.10 - FSIG Receive interrupt 2 +// +interrupt void FSIRXG2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.11 - FSIH Receive interrupt 1 +// +interrupt void FSIRXH1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.12 - FSIH Receive interrupt 2 +// +interrupt void FSIRXH2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.13 - CLB5 Interrupt +// +interrupt void CLB5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.14 - CLB6 Interrupt +// +interrupt void CLB6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.15 - CLB7 Interrupt +// +interrupt void CLB7_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 8.16 - CLB8 Interrupt +// +interrupt void CLB8_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.9 - MCAN Sub-System Interrupt 0 +// +interrupt void MCANA_0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.10 - MCAN Sub-System Interrupt 1 +// +interrupt void MCANA_1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.11 - MCAN Sub-System ECC error Interrupt +// +interrupt void MCANA_ECC_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.12 - MCAN Sub-System wakeup Interrupt +// +interrupt void MCANA_WAKE_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.13 - PMBUSA Interrupt +// +interrupt void PMBUSA_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.14 - CM Reset Status Interrupt +// +interrupt void CM_STATUS_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 9.15 - USBA Interrupt +// +interrupt void USBA_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.9 - ADCC Event Interrupt +// +interrupt void ADCC_EVT_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.10 - ADCC Interrupt 2 +// +interrupt void ADCC2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.11 - ADCC Interrupt 3 +// +interrupt void ADCC3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.12 - ADCC Interrupt 4 +// +interrupt void ADCC4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.13 - ADCD Event Interrupt +// +interrupt void ADCD_EVT_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.14 - ADCD Interrupt 2 +// +interrupt void ADCD2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.15 - ADCD Interrupt 3 +// +interrupt void ADCD3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 10.16 - ADCD Interrupt 4 +// +interrupt void ADCD4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.9 - CM to CPU IPC Interrupt 0 +// +interrupt void CMTOCPUXIPC0_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.10 - CM to CPU IPC Interrupt 1 +// +interrupt void CMTOCPUXIPC1_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.11 - CM to CPU IPC Interrupt 2 +// +interrupt void CMTOCPUXIPC2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.12 - CM to CPU IPC Interrupt 3 +// +interrupt void CMTOCPUXIPC3_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.13 - CM to CPU IPC Interrupt 4 +// +interrupt void CMTOCPUXIPC4_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.14 - CM to CPU IPC Interrupt 5 +// +interrupt void CMTOCPUXIPC5_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.15 - CM to CPU IPC Interrupt 6 +// +interrupt void CMTOCPUXIPC6_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 11.16 - CM to CPU IPC Interrupt 7 +// +interrupt void CMTOCPUXIPC7_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.10 - eCAP6 Interrupt 2 +// +interrupt void ECAP6_2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.11 - eCAP7 Interrupt 2 +// +interrupt void ECAP7_2_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.13 - CPU BGCRC module interrupt +// +interrupt void CPUCRC_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.14 - CLA1 BGCRC module interrupt +// +interrupt void CLA1CRC_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.15 - CLA Overflow Interrupt +// +interrupt void CLA_OVERFLOW_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// 12.16 - CLA Underflow Interrupt +// +interrupt void CLA_UNDERFLOW_ISR(void) +{ + // + // Insert ISR Code here + // + + // + // To receive more interrupts from this PIE group, + // acknowledge this interrupt. + // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12; + // + + // + // Next two lines for debug only to halt the processor here + // Remove after inserting ISR Code + // + asm (" ESTOP0"); + for(;;); +} + +// +// Catch-all Default ISRs: +// + +// +// PIE_RESERVED_ISR - Reserved ISR +// +interrupt void PIE_RESERVED_ISR(void) +{ + asm (" ESTOP0"); + for(;;); +} + +// +// EMPTY_ISR - Only does a return +// +interrupt void EMPTY_ISR(void) +{ + +} + +// +// NOTUSED_ISR - Unused ISR +// +interrupt void NOTUSED_ISR(void) +{ + asm (" ESTOP0"); + for(;;); +} + +// +// End of File +// + diff --git a/i2c_ex1_master/f2838x_dma.c b/i2c_ex1_master/f2838x_dma.c new file mode 100644 index 0000000..dc4a8dc --- /dev/null +++ b/i2c_ex1_master/f2838x_dma.c @@ -0,0 +1,1100 @@ +//########################################################################### +// +// FILE: f2838x_dma.c +// +// TITLE: F2838x Device DMA Initialization & Support Functions. +// +//########################################################################### +// +// +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" +#include "f2838x_examples.h" + +// +// DMAInitialize - This function initializes the DMA to a known state. +// +void DMAInitialize(void) +{ + EALLOW; + + // + // Perform a hard reset on DMA + // + DmaRegs.DMACTRL.bit.HARDRESET = 1; + __asm (" nop"); // one NOP required after HARDRESET + + // + // Allow DMA to run free on emulation suspend + // + DmaRegs.DEBUGCTRL.bit.FREE = 1; + + EDIS; +} + +// +// DMACH1AddrConfig - DMA Channel 1 Address Configuration +// +void DMACH1AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH1.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to + // beginning of + // source buffer + DmaRegs.CH1.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH1.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to + // beginning of + // destination buffer + DmaRegs.CH1.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH1BurstConfig - DMA Channel 1 Burst size configuration +// +void DMACH1BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep) +{ + EALLOW; + + // + // Set up BURST registers: + // + DmaRegs.CH1.BURST_SIZE.all = bsize; // Number of words(X-1) + // x-ferred in a burst. + DmaRegs.CH1.SRC_BURST_STEP = srcbstep; // Increment source addr between + // each word x-ferred. + DmaRegs.CH1.DST_BURST_STEP = desbstep; // Increment dest addr between + // each word x-ferred. + + EDIS; +} + +// +// DMACH1TransferConfig - DMA Channel 1 Transfer size configuration +// +void DMACH1TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep) +{ + EALLOW; + + // + // Set up TRANSFER registers: + // + DmaRegs.CH1.TRANSFER_SIZE = tsize; // Number of bursts per transfer, + // DMA interrupt will occur after + // completed transfer. + DmaRegs.CH1.SRC_TRANSFER_STEP = srctstep; // TRANSFER_STEP is ignored + // when WRAP occurs. + DmaRegs.CH1.DST_TRANSFER_STEP = deststep; // TRANSFER_STEP is ignored + // when WRAP occurs. + + EDIS; +} + +// +// DMACH1WrapConfig - DMA Channel 1 Wrap size configuration +// +void DMACH1WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, + int16 deswstep) +{ + EALLOW; + + // + // Set up WRAP registers: + // + DmaRegs.CH1.SRC_WRAP_SIZE = srcwsize; // Wrap source address after N bursts + DmaRegs.CH1.SRC_WRAP_STEP = srcwstep; // Step for source wrap + + DmaRegs.CH1.DST_WRAP_SIZE = deswsize; // Wrap destination address after + // N bursts. + DmaRegs.CH1.DST_WRAP_STEP = deswstep; // Step for destination wrap + + EDIS; +} + +// +// DMACH1ModeConfig - DMA Channel 1 Mode configuration +// +void DMACH1ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, + Uint16 cont, Uint16 synce, Uint16 syncsel, + Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, + Uint16 chinte) +{ + EALLOW; + + // + // Set up MODE Register: + // persel - Source select + // PERINTSEL - Should be hard coded to channel, above now selects source + // PERINTE - Peripheral interrupt enable + // ONESHOT - Oneshot enable + // CONTINUOUS - Continuous enable + // OVRINTE - Enable/disable the overflow interrupt + // DATASIZE - 16-bit/32-bit data size transfers + // CHINTMODE - Generate interrupt to CPU at beginning/end of transfer + // CHINTE - Channel Interrupt to CPU enable + // + DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH1 = persel; + DmaRegs.CH1.MODE.bit.PERINTSEL = 1; + DmaRegs.CH1.MODE.bit.PERINTE = perinte; + DmaRegs.CH1.MODE.bit.ONESHOT = oneshot; + DmaRegs.CH1.MODE.bit.CONTINUOUS = cont; + DmaRegs.CH1.MODE.bit.OVRINTE = ovrinte; + DmaRegs.CH1.MODE.bit.DATASIZE = datasize; + DmaRegs.CH1.MODE.bit.CHINTMODE = chintmode; + DmaRegs.CH1.MODE.bit.CHINTE = chinte; + + // + // Clear any spurious flags: interrupt and sync error flags + // + DmaRegs.CH1.CONTROL.bit.PERINTCLR = 1; + DmaRegs.CH1.CONTROL.bit.ERRCLR = 1; + + // + // Initialize PIE vector for CPU interrupt: + // Enable DMA CH1 interrupt in PIE + // + PieCtrlRegs.PIEIER7.bit.INTx1 = 1; + + EDIS; +} + +// +// StartDMACH1 - This function starts DMA Channel 1. +// +void StartDMACH1(void) +{ + EALLOW; + DmaRegs.CH1.CONTROL.bit.RUN = 1; + EDIS; +} + +// +// DMACH2AddrConfig - DMA Channel 2 Address Configuration +// +void DMACH2AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH2.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to + // beginning of + // source buffer. + DmaRegs.CH2.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH2.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer. + DmaRegs.CH2.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH2BurstConfig - DMA Channel 2 Burst size configuration +// +void DMACH2BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep) +{ + EALLOW; + + // + // Set up BURST registers: + // + DmaRegs.CH2.BURST_SIZE.all = bsize; // Number of words(X-1) x-ferred in + // a burst. + DmaRegs.CH2.SRC_BURST_STEP = srcbstep; // Increment source addr between + // each word x-ferred. + DmaRegs.CH2.DST_BURST_STEP = desbstep; // Increment dest addr between each + // word x-ferred. + + EDIS; +} + +// +// DMACH2TransferConfig - DMA Channel 2 Transfer size Configuration +// +void DMACH2TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep) +{ + EALLOW; + + // + // Set up TRANSFER registers: + // + DmaRegs.CH2.TRANSFER_SIZE = tsize; // Number of bursts per transfer, + // DMA interrupt will occur after + // completed transfer. + DmaRegs.CH2.SRC_TRANSFER_STEP = srctstep; // TRANSFER_STEP is ignored when + // WRAP occurs. + DmaRegs.CH2.DST_TRANSFER_STEP = deststep; // TRANSFER_STEP is ignored when + // WRAP occurs. + + EDIS; +} + +// +// DMACH2WrapConfig - DMA Channel 2 Wrap size configuration +// +void DMACH2WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, + int16 deswstep) +{ + EALLOW; + + // + // Set up WRAP registers: + // + DmaRegs.CH2.SRC_WRAP_SIZE = srcwsize; // Wrap source address after N bursts + DmaRegs.CH2.SRC_WRAP_STEP = srcwstep; // Step for source wrap + + DmaRegs.CH2.DST_WRAP_SIZE = deswsize; // Wrap destination address after + // N bursts. + DmaRegs.CH2.DST_WRAP_STEP = deswstep; // Step for destination wrap + + EDIS; +} + +// +// DMACH2ModeConfig - DMA Channel 2 Mode configuration +// +void DMACH2ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, + Uint16 cont, Uint16 synce, Uint16 syncsel, + Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, + Uint16 chinte) +{ + EALLOW; + + // + // Set up MODE Register: + // persel - Source select + // PERINTSEL - Should be hard coded to channel, above now selects source + // PERINTE - Peripheral interrupt enable + // ONESHOT - Oneshot enable + // CONTINUOUS - Continuous enable + // OVRINTE - Enable/disable the overflow interrupt + // DATASIZE - 16-bit/32-bit data size transfers + // CHINTMODE - Generate interrupt to CPU at beginning/end of transfer + // CHINTE - Channel Interrupt to CPU enable + // + DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH2 = persel; + DmaRegs.CH2.MODE.bit.PERINTSEL = 2; + DmaRegs.CH2.MODE.bit.PERINTE = perinte; + DmaRegs.CH2.MODE.bit.ONESHOT = oneshot; + DmaRegs.CH2.MODE.bit.CONTINUOUS = cont; + DmaRegs.CH2.MODE.bit.OVRINTE = ovrinte; + DmaRegs.CH2.MODE.bit.DATASIZE = datasize; + DmaRegs.CH2.MODE.bit.CHINTMODE = chintmode; + DmaRegs.CH2.MODE.bit.CHINTE = chinte; + + // + // Clear any spurious flags: Interrupt flags and sync error flags + // + DmaRegs.CH2.CONTROL.bit.PERINTCLR = 1; + DmaRegs.CH2.CONTROL.bit.ERRCLR = 1; + + // + // Initialize PIE vector for CPU interrupt: + // Enable DMA CH2 interrupt in PIE + // + PieCtrlRegs.PIEIER7.bit.INTx2 = 1; + + EDIS; +} + +// +// StartDMACH2 - This function starts DMA Channel 2. +// +void StartDMACH2(void) +{ + EALLOW; + DmaRegs.CH2.CONTROL.bit.RUN = 1; + EDIS; +} + +// +// DMACH3AddrConfig - DMA Channel 3 Address configuration +// +void DMACH3AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH3.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer. + DmaRegs.CH3.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH3.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer. + DmaRegs.CH3.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH3BurstConfig - DMA Channel 3 burst size configuration +// +void DMACH3BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep) +{ + EALLOW; + + // + // Set up BURST registers: + // + DmaRegs.CH3.BURST_SIZE.all = bsize; // Number of words(X-1) x-ferred in + // a burst. + DmaRegs.CH3.SRC_BURST_STEP = srcbstep; // Increment source addr between + // each word x-ferred. + DmaRegs.CH3.DST_BURST_STEP = desbstep; // Increment dest addr between each + // word x-ferred. + + EDIS; +} + +// +// DMACH3TransferConfig - DMA channel 3 transfer size configuration +// +void DMACH3TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep) +{ + EALLOW; + + // + // Set up TRANSFER registers: + // + DmaRegs.CH3.TRANSFER_SIZE = tsize; // Number of bursts per transfer, + // DMA interrupt will occur after + // completed transfer. + DmaRegs.CH3.SRC_TRANSFER_STEP = srctstep; // TRANSFER_STEP is ignored when + // WRAP occurs. + DmaRegs.CH3.DST_TRANSFER_STEP = deststep; // TRANSFER_STEP is ignored when + // WRAP occurs. + + EDIS; +} + +// +// DMACH3WrapConfig - DMA Channel 3 wrap size configuration +// +void DMACH3WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, + int16 deswstep) +{ + EALLOW; + + // + // Set up WRAP registers: + // + DmaRegs.CH3.SRC_WRAP_SIZE = srcwsize; // Wrap source address after N bursts + DmaRegs.CH3.SRC_WRAP_STEP = srcwstep; // Step for source wrap + + DmaRegs.CH3.DST_WRAP_SIZE = deswsize; // Wrap destination address after N + // bursts. + DmaRegs.CH3.DST_WRAP_STEP = deswstep; // Step for destination wrap + + EDIS; +} + +// +// DMACH3ModeConfig - DMA Channel 3 mode configuration +// +void DMACH3ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, + Uint16 cont, Uint16 synce, Uint16 syncsel, + Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, + Uint16 chinte) +{ + EALLOW; + + // + // Set up MODE Register: + // persel - Source select + // PERINTSEL - Should be hard coded to channel, above now selects source + // PERINTE - Peripheral interrupt enable + // ONESHOT - Oneshot enable + // CONTINUOUS - Continuous enable + // OVRINTE - Enable/disable the overflow interrupt + // DATASIZE - 16-bit/32-bit data size transfers + // CHINTMODE - Generate interrupt to CPU at beginning/end of transfer + // CHINTE - Channel Interrupt to CPU enable + // + DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH3 = persel; + DmaRegs.CH3.MODE.bit.PERINTSEL = 3; + DmaRegs.CH3.MODE.bit.PERINTE = perinte; + DmaRegs.CH3.MODE.bit.ONESHOT = oneshot; + DmaRegs.CH3.MODE.bit.CONTINUOUS = cont; + DmaRegs.CH3.MODE.bit.OVRINTE = ovrinte; + DmaRegs.CH3.MODE.bit.DATASIZE = datasize; + DmaRegs.CH3.MODE.bit.CHINTMODE = chintmode; + DmaRegs.CH3.MODE.bit.CHINTE = chinte; + + // + // Clear any spurious flags: interrupt flags and sync error flags + // + DmaRegs.CH3.CONTROL.bit.PERINTCLR = 1; + DmaRegs.CH3.CONTROL.bit.ERRCLR = 1; + + // + // Initialize PIE vector for CPU interrupt: + // Enable DMA CH3 interrupt in PIE + // + PieCtrlRegs.PIEIER7.bit.INTx3 = 1; + + EDIS; +} + +// +// StartDMACH3 - This function starts DMA Channel 3. +// +void StartDMACH3(void) +{ + EALLOW; + DmaRegs.CH3.CONTROL.bit.RUN = 1; + EDIS; +} + +// +// DMACH4AddrConfig - DMA Channel 4 address configuration +// +void DMACH4AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH4.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer. + DmaRegs.CH4.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH4.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer. + DmaRegs.CH4.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH4BurstConfig - DMA Channel 4 burst size configuration +// +void DMACH4BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep) +{ + EALLOW; + + // + // Set up BURST registers: + // + DmaRegs.CH4.BURST_SIZE.all = bsize; // Number of words(X-1) x-ferred in + // a burst. + DmaRegs.CH4.SRC_BURST_STEP = srcbstep; // Increment source addr between + // each word x-ferred. + DmaRegs.CH4.DST_BURST_STEP = desbstep; // Increment dest addr between each + // word x-ferred. + + EDIS; +} + +// +// DMACH4TransferConfig - DMA channel 4 transfer size configuration +// +void DMACH4TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep) +{ + EALLOW; + + // + // Set up TRANSFER registers: + // + DmaRegs.CH4.TRANSFER_SIZE = tsize; // Number of bursts per transfer, + // DMA interrupt will occur after + // completed transfer. + DmaRegs.CH4.SRC_TRANSFER_STEP = srctstep; // TRANSFER_STEP is ignored when + // WRAP occurs. + DmaRegs.CH4.DST_TRANSFER_STEP = deststep; // TRANSFER_STEP is ignored when + // WRAP occurs. + + EDIS; +} + +// +// DMACH4WrapConfig - DMA channel 4 wrap size configuration +// +void DMACH4WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, + int16 deswstep) +{ + EALLOW; + + // + // Set up WRAP registers: + // + DmaRegs.CH4.SRC_WRAP_SIZE = srcwsize; // Wrap source address after N bursts + DmaRegs.CH4.SRC_WRAP_STEP = srcwstep; // Step for source wrap + + DmaRegs.CH4.DST_WRAP_SIZE = deswsize; // Wrap destination address after + // N bursts. + DmaRegs.CH4.DST_WRAP_STEP = deswstep; // Step for destination wrap + + EDIS; +} + +// +// DMACH4ModeConfig - DMA Channel 4 mode configuration +// +void DMACH4ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, + Uint16 cont, Uint16 synce, Uint16 syncsel, + Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, + Uint16 chinte) +{ + EALLOW; + + // + // Set up MODE Register: + // persel - Source select + // PERINTSEL - Should be hard coded to channel, above now selects source + // PERINTE - Peripheral interrupt enable + // ONESHOT - Oneshot enable + // CONTINUOUS - Continuous enable + // OVRINTE - Enable/disable the overflow interrupt + // DATASIZE - 16-bit/32-bit data size transfers + // CHINTMODE - Generate interrupt to CPU at beginning/end of transfer + // CHINTE - Channel Interrupt to CPU enable + // + DmaClaSrcSelRegs.DMACHSRCSEL1.bit.CH4 = persel; + DmaRegs.CH4.MODE.bit.PERINTSEL = 4; + DmaRegs.CH4.MODE.bit.PERINTE = perinte; + DmaRegs.CH4.MODE.bit.ONESHOT = oneshot; + DmaRegs.CH4.MODE.bit.CONTINUOUS = cont; + DmaRegs.CH4.MODE.bit.OVRINTE = ovrinte; + DmaRegs.CH4.MODE.bit.DATASIZE = datasize; + DmaRegs.CH4.MODE.bit.CHINTMODE = chintmode; + DmaRegs.CH4.MODE.bit.CHINTE = chinte; + + // + // Clear any spurious flags: Interrupt flags and sync error flags + // + DmaRegs.CH4.CONTROL.bit.PERINTCLR = 1; + DmaRegs.CH4.CONTROL.bit.ERRCLR = 1; + + // + // Initialize PIE vector for CPU interrupt: + // Enable DMA CH4 interrupt in PIE + // + PieCtrlRegs.PIEIER7.bit.INTx4 = 1; + + EDIS; +} + +// +// StartDMACH4 - This function starts DMA Channel 4. +// +void StartDMACH4(void) +{ + EALLOW; + DmaRegs.CH4.CONTROL.bit.RUN = 1; + EDIS; +} + +// +// DMACH5AddrConfig - DMA channel 5 address configuration +// +void DMACH5AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH5.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH5.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH5.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer. + DmaRegs.CH5.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH5BurstConfig - DMA Channel 5 burst size configuration +// +void DMACH5BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep) +{ + EALLOW; + + // + // Set up BURST registers: + // + DmaRegs.CH5.BURST_SIZE.all = bsize; // Number of words(X-1) x-ferred in + // a burst. + DmaRegs.CH5.SRC_BURST_STEP = srcbstep; // Increment source addr between + // each word x-ferred. + DmaRegs.CH5.DST_BURST_STEP = desbstep; // Increment dest addr between each + // word x-ferred. + + EDIS; +} + +// +// DMACH5TransferConfig - DMA channel 5 transfer size configuration +// +void DMACH5TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep) +{ + EALLOW; + + // + // Set up TRANSFER registers: + // + DmaRegs.CH5.TRANSFER_SIZE = tsize; // Number of bursts per transfer, + // DMA interrupt will occur after + // completed transfer. + DmaRegs.CH5.SRC_TRANSFER_STEP = srctstep; // TRANSFER_STEP is ignored when + // WRAP occurs. + DmaRegs.CH5.DST_TRANSFER_STEP = deststep; // TRANSFER_STEP is ignored when + // WRAP occurs. + + EDIS; +} + +// +// DMACH5WrapConfig - DMA Channel 5 wrap size configuration +// +void DMACH5WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, + int16 deswstep) +{ + EALLOW; + + // + // Set up WRAP registers: + // + DmaRegs.CH5.SRC_WRAP_SIZE = srcwsize; // Wrap source address after N bursts + DmaRegs.CH5.SRC_WRAP_STEP = srcwstep; // Step for source wrap + + DmaRegs.CH5.DST_WRAP_SIZE = deswsize; // Wrap destination address after + // N bursts. + DmaRegs.CH5.DST_WRAP_STEP = deswstep; // Step for destination wrap + + EDIS; +} + +// +// DMACH5ModeConfig - DMA Channel 5 mode configuration +// +void DMACH5ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, + Uint16 cont, Uint16 synce, Uint16 syncsel, + Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, + Uint16 chinte) +{ + EALLOW; + + // + // Set up MODE Register: + // persel - Source select + // PERINTSEL - Should be hard coded to channel, above now selects source + // PERINTE - Peripheral interrupt enable + // ONESHOT - Oneshot enable + // CONTINUOUS - Continuous enable + // OVRINTE - Enable/disable the overflow interrupt + // DATASIZE - 16-bit/32-bit data size transfers + // CHINTMODE - Generate interrupt to CPU at beginning/end of transfer + // CHINTE - Channel Interrupt to CPU enable + // + DmaClaSrcSelRegs.DMACHSRCSEL2.bit.CH5 = persel; + DmaRegs.CH5.MODE.bit.PERINTSEL = 5; + DmaRegs.CH5.MODE.bit.PERINTE = perinte; + DmaRegs.CH5.MODE.bit.ONESHOT = oneshot; + DmaRegs.CH5.MODE.bit.CONTINUOUS = cont; + DmaRegs.CH5.MODE.bit.OVRINTE = ovrinte; + DmaRegs.CH5.MODE.bit.DATASIZE = datasize; + DmaRegs.CH5.MODE.bit.CHINTMODE = chintmode; + DmaRegs.CH5.MODE.bit.CHINTE = chinte; + + // + // Clear any spurious flags: Interrupt flags and sync error flags + // + DmaRegs.CH5.CONTROL.bit.PERINTCLR = 1; + DmaRegs.CH5.CONTROL.bit.ERRCLR = 1; + + // + // Initialize PIE vector for CPU interrupt: + // Enable DMA CH5 interrupt in PIE + // + PieCtrlRegs.PIEIER7.bit.INTx5 = 1; + + EDIS; +} + +// +// StartDMACH5 - This function starts DMA Channel 5. +// +void StartDMACH5(void) +{ + EALLOW; + DmaRegs.CH5.CONTROL.bit.RUN = 1; + EDIS; +} + +// +// DMACH6AddrConfig - DMA Channel 6 address configuration +// +void DMACH6AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH6.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer. + DmaRegs.CH6.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH6.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer. + DmaRegs.CH6.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH6BurstConfig - DMA Channel 6 burst size configuration +// +void DMACH6BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep) +{ + EALLOW; + + // + // Set up BURST registers: + // + DmaRegs.CH6.BURST_SIZE.all = bsize; // Number of words(X-1) x-ferred in + // a burst. + DmaRegs.CH6.SRC_BURST_STEP = srcbstep; // Increment source addr between + // each word x-ferred. + DmaRegs.CH6.DST_BURST_STEP = desbstep; // Increment dest addr between each + // word x-ferred. + + EDIS; +} + +// +// DMACH6TransferConfig - DMA channel 6 transfer size configuration +// +void DMACH6TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep) +{ + EALLOW; + + // + // Set up TRANSFER registers: + // + DmaRegs.CH6.TRANSFER_SIZE = tsize; // Number of bursts per transfer, + // DMA interrupt will occur after + // completed transfer. + DmaRegs.CH6.SRC_TRANSFER_STEP = srctstep; // TRANSFER_STEP is ignored when + // WRAP occurs. + DmaRegs.CH6.DST_TRANSFER_STEP = deststep; // TRANSFER_STEP is ignored when + // WRAP occurs. + + EDIS; +} + +// +// DMACH6WrapConfig - DMA Channel 6 wrap size configuration +// +void DMACH6WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, + int16 deswstep) +{ + EALLOW; + + // + // Set up WRAP registers: + // + DmaRegs.CH6.SRC_WRAP_SIZE = srcwsize; // Wrap source address after N bursts + DmaRegs.CH6.SRC_WRAP_STEP = srcwstep; // Step for source wrap + + DmaRegs.CH6.DST_WRAP_SIZE = deswsize; // Wrap destination address after N + // bursts. + DmaRegs.CH6.DST_WRAP_STEP = deswstep; // Step for destination wrap + + EDIS; +} + +// +// DMACH6ModeConfig - DMA Channel 6 mode configuration +// +void DMACH6ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, + Uint16 cont, Uint16 synce, Uint16 syncsel, + Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, + Uint16 chinte) +{ + EALLOW; + + // + // Set up MODE Register: + // persel - Source select + // PERINTSEL - Should be hard coded to channel, above now selects source + // PERINTE - Peripheral interrupt enable + // ONESHOT - Oneshot enable + // CONTINUOUS - Continuous enable + // OVRINTE - Enable/disable the overflow interrupt + // DATASIZE - 16-bit/32-bit data size transfers + // CHINTMODE - Generate interrupt to CPU at beginning/end of transfer + // CHINTE - Channel Interrupt to CPU enable + // + DmaClaSrcSelRegs.DMACHSRCSEL2.bit.CH6 = persel; + DmaRegs.CH6.MODE.bit.PERINTSEL = 6; + DmaRegs.CH6.MODE.bit.PERINTE = perinte; + DmaRegs.CH6.MODE.bit.ONESHOT = oneshot; + DmaRegs.CH6.MODE.bit.CONTINUOUS = cont; + DmaRegs.CH6.MODE.bit.OVRINTE = ovrinte; + DmaRegs.CH6.MODE.bit.DATASIZE = datasize; + DmaRegs.CH6.MODE.bit.CHINTMODE = chintmode; + DmaRegs.CH6.MODE.bit.CHINTE = chinte; + + // + // Clear any spurious flags: Interrupt flags and sync error flags + // + DmaRegs.CH6.CONTROL.bit.PERINTCLR = 1; + DmaRegs.CH6.CONTROL.bit.ERRCLR = 1; + + // + // Initialize PIE vector for CPU interrupt: + // Enable DMA CH6 interrupt in PIE + // + PieCtrlRegs.PIEIER7.bit.INTx6 = 1; + + EDIS; +} + +// +// StartDMACH6 - This function starts DMA Channel 6. +// +void StartDMACH6(void) +{ + EALLOW; + DmaRegs.CH6.CONTROL.bit.RUN = 1; + EDIS; +} + +// +// NOTE: +// Following functions are required for EMIF as the address is out of +// 22bit range +// + +// +// DMACH1AddrConfig32bit - DMA Channel 1 address configuration for 32bit +// +void DMACH1AddrConfig32bit(volatile Uint32 *DMA_Dest, + volatile Uint32 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH1.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH1.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH1.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer + DmaRegs.CH1.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH2AddrConfig32bit - DMA Channel 2 address configuration for 32bit +// +void DMACH2AddrConfig32bit(volatile Uint32 *DMA_Dest, + volatile Uint32 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH2.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH2.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH2.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer + DmaRegs.CH2.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH3AddrConfig32bit - DMA Channel 3 address configuration for 32bit +// +void DMACH3AddrConfig32bit(volatile Uint32 *DMA_Dest, + volatile Uint32 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH3.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH3.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH3.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer. + DmaRegs.CH3.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH4AddrConfig32bit - DMA Channel 4 address configuration for 32bit +// +void DMACH4AddrConfig32bit(volatile Uint32 *DMA_Dest, + volatile Uint32 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH4.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH4.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH4.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer + DmaRegs.CH4.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH5AddrConfig32bit - DMA Channel 5 address configuration for 32bit +// +void DMACH5AddrConfig32bit(volatile Uint32 *DMA_Dest, + volatile Uint32 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH5.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH5.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH5.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer + DmaRegs.CH5.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// DMACH6AddrConfig32bit - DMA Channel 6 address configuration for 32bit +// +void DMACH6AddrConfig32bit(volatile Uint32 *DMA_Dest, + volatile Uint32 *DMA_Source) +{ + EALLOW; + + // + // Set up SOURCE address: + // + DmaRegs.CH6.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source; // Point to beginning + // of source buffer + DmaRegs.CH6.SRC_ADDR_SHADOW = (Uint32)DMA_Source; + + // + // Set up DESTINATION address: + // + DmaRegs.CH6.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest; // Point to beginning + // of destination + // buffer + DmaRegs.CH6.DST_ADDR_SHADOW = (Uint32)DMA_Dest; + + EDIS; +} + +// +// End of file +// diff --git a/i2c_ex1_master/f2838x_epwm.c b/i2c_ex1_master/f2838x_epwm.c new file mode 100644 index 0000000..b1b422c --- /dev/null +++ b/i2c_ex1_master/f2838x_epwm.c @@ -0,0 +1,642 @@ +//########################################################################### +// +// FILE: f2838x_epwm.c +// +// TITLE: F2838x EPwm Initialization & Support Functions. +// +//########################################################################### +// +// +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" +#include "f2838x_examples.h" + +// +// InitEPwmGpio - Initialize all EPWM modules' GPIOs +// +void InitEPwmGpio(void) +{ + InitEPwm1Gpio(); + InitEPwm2Gpio(); + InitEPwm3Gpio(); + InitEPwm4Gpio(); + InitEPwm5Gpio(); + InitEPwm6Gpio(); + InitEPwm7Gpio(); + InitEPwm8Gpio(); + InitEPwm9Gpio(); + InitEPwm10Gpio(); + InitEPwm11Gpio(); + InitEPwm12Gpio(); + InitEPwm13Gpio(); + InitEPwm14Gpio(); + InitEPwm15Gpio(); + InitEPwm16Gpio(); +} + +// +// InitEPwm1Gpio - Initialize EPWM1 GPIOs +// +void InitEPwm1Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO0 = 1; // Disable pull-up on GPIO0 (EPWM1A) + GpioCtrlRegs.GPAPUD.bit.GPIO1 = 1; // Disable pull-up on GPIO1 (EPWM1B) +// GpioCtrlRegs.GPEPUD.bit.GPIO145 = 1; // Disable pull-up on GPIO145 (EPWM1A) +// GpioCtrlRegs.GPEPUD.bit.GPIO146 = 1; // Disable pull-up on GPIO146 (EPWM1B) + + // + // Configure EPWM-1 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM1 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 1; // Configure GPIO0 as EPWM1A + GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 1; // Configure GPIO1 as EPWM1B +// GpioCtrlRegs.GPEMUX2.bit.GPIO145 = 1; // Configure GPIO145 as EPWM1A +// GpioCtrlRegs.GPEMUX2.bit.GPIO146 = 1; // Configure GPIO0146 as EPWM1B + + EDIS; +} + +// +// InitEPwm2Gpio - Initialize EPWM2 GPIOs +// +void InitEPwm2Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO2 = 1; // Disable pull-up on GPIO2 (EPWM2A) + GpioCtrlRegs.GPAPUD.bit.GPIO3 = 1; // Disable pull-up on GPIO3 (EPWM2B) +// GpioCtrlRegs.GPEPUD.bit.GPIO147 = 1; // Disable pull-up on GPIO147 (EPWM2A) +// GpioCtrlRegs.GPEPUD.bit.GPIO148 = 1; // Disable pull-up on GPIO148 (EPWM2B) + + // + // Configure EPwm-2 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM2 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1; // Configure GPIO2 as EPWM2A + GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1; // Configure GPIO3 as EPWM2B +// GpioCtrlRegs.GPEMUX2.bit.GPIO147 = 1; // Configure GPIO147 as EPWM2A +// GpioCtrlRegs.GPEMUX2.bit.GPIO148 = 1; // Configure GPIO148 as EPWM2B + + EDIS; +} + +// +// InitEPwm3Gpio - Initialize EPWM3 GPIOs +// +void InitEPwm3Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO4 = 1; // Disable pull-up on GPIO4 (EPWM3A) + GpioCtrlRegs.GPAPUD.bit.GPIO5 = 1; // Disable pull-up on GPIO5 (EPWM3B) +// GpioCtrlRegs.GPEPUD.bit.GPIO149 = 1; // Disable pull-up on GPIO149 (EPWM3A) +// GpioCtrlRegs.GPEPUD.bit.GPIO150 = 1; // Disable pull-up on GPIO150 (EPWM3B) + + // + // Configure EPwm-3 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM3 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO4 = 1; // Configure GPIO4 as EPWM3A + GpioCtrlRegs.GPAMUX1.bit.GPIO5 = 1; // Configure GPIO5 as EPWM3B +// GpioCtrlRegs.GPEMUX2.bit.GPIO149 = 1; // Configure GPIO149 as EPWM3A +// GpioCtrlRegs.GPEMUX2.bit.GPIO150 = 1; // Configure GPIO150 as EPWM3B + + EDIS; +} + +// +// InitEPwm4Gpio - Initialize EPWM4 GPIOs +// +void InitEPwm4Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO6 = 1; // Disable pull-up on GPIO6 (EPWM4A) + GpioCtrlRegs.GPAPUD.bit.GPIO7 = 1; // Disable pull-up on GPIO7 (EPWM4B) +// GpioCtrlRegs.GPEPUD.bit.GPIO151 = 1; // Disable pull-up on GPIO151 (EPWM4A) +// GpioCtrlRegs.GPEPUD.bit.GPIO152 = 1; // Disable pull-up on GPIO152 (EPWM4B) + + // + // Configure EPWM-4 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM4 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO6 = 1; // Configure GPIO6 as EPWM4A + GpioCtrlRegs.GPAMUX1.bit.GPIO7 = 1; // Configure GPIO7 as EPWM4B +// GpioCtrlRegs.GPEMUX2.bit.GPIO151 = 1; // Configure GPIO151 as EPWM4A +// GpioCtrlRegs.GPEMUX2.bit.GPIO152 = 1; // Configure GPIO152 as EPWM4B + + EDIS; +} + +// +// InitEPwm5Gpio - Initialize EPWM5 GPIOs +// +void InitEPwm5Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO8 = 1; // Disable pull-up on GPIO8 (EPWM5A) + GpioCtrlRegs.GPAPUD.bit.GPIO9 = 1; // Disable pull-up on GPIO9 (EPWM5B) +// GpioCtrlRegs.GPEPUD.bit.GPIO153 = 1; // Disable pull-up on GPIO153 (EPWM5A) +// GpioCtrlRegs.GPEPUD.bit.GPIO154 = 1; // Disable pull-up on GPIO154 (EPWM5B) + + // + // Configure EPWM-5 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM5 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO8 = 1; // Configure GPIO8 as EPWM5A + GpioCtrlRegs.GPAMUX1.bit.GPIO9 = 1; // Configure GPIO9 as EPWM5B +// GpioCtrlRegs.GPEMUX2.bit.GPIO153 = 1; // Configure GPIO153 as EPWM5A +// GpioCtrlRegs.GPEMUX2.bit.GPIO154 = 1; // Configure GPIO0154 as EPWM5B + + EDIS; +} + +// +// InitEPwm6Gpio - Initialize EPWM6 GPIOs +// +void InitEPwm6Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO10 = 1; // Disable pull-up on GPIO10 (EPWM6A) + GpioCtrlRegs.GPAPUD.bit.GPIO11 = 1; // Disable pull-up on GPIO11 (EPWM6B) +// GpioCtrlRegs.GPEPUD.bit.GPIO155 = 1; // Disable pull-up on GPIO155 (EPWM6A) +// GpioCtrlRegs.GPEPUD.bit.GPIO156 = 1; // Disable pull-up on GPIO156 (EPWM6B) + + // + // Configure EPWM-6 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM6 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO10 = 1; // Configure GPIO10 as EPWM6A + GpioCtrlRegs.GPAMUX1.bit.GPIO11 = 1; // Configure GPIO11 as EPWM6B +// GpioCtrlRegs.GPEMUX2.bit.GPIO155 = 1; // Configure GPIO155 as EPWM6A +// GpioCtrlRegs.GPEMUX2.bit.GPIO156 = 1; // Configure GPIO156 as EPWM6B + + EDIS; +} + +// +// InitEPwm7Gpio - Initialize EPWM7 GPIOs +// +void InitEPwm7Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO12 = 1; // Disable pull-up on GPIO12 (EPWM7A) + GpioCtrlRegs.GPAPUD.bit.GPIO13 = 1; // Disable pull-up on GPIO13 (EPWM7B) +// GpioCtrlRegs.GPEPUD.bit.GPIO157 = 1; // Disable pull-up on GPIO157 (EPWM7A) +// GpioCtrlRegs.GPEPUD.bit.GPIO158 = 1; // Disable pull-up on GPIO158 (EPWM7B) + + // + // Configure EPWM-7 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM7 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO12 = 1; // Configure GPIO12 as EPWM7A + GpioCtrlRegs.GPAMUX1.bit.GPIO13 = 1; // Configure GPIO13 as EPWM7B +// GpioCtrlRegs.GPEMUX2.bit.GPIO157 = 1; // Configure GPIO157 as EPWM7A +// GpioCtrlRegs.GPEMUX2.bit.GPIO158 = 1; // Configure GPIO158 as EPWM7B + + EDIS; +} + +// +// InitEPwm8Gpio - Initialize EPWM8 GPIOs +// +void InitEPwm8Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAPUD.bit.GPIO14 = 1; // Disable pull-up on GPIO14 (EPWM8A) + GpioCtrlRegs.GPAPUD.bit.GPIO15 = 1; // Disable pull-up on GPIO15 (EPWM8B) +// GpioCtrlRegs.GPEPUD.bit.GPIO159 = 1; // Disable pull-up on GPIO159 (EPWM8A) +// GpioCtrlRegs.GPFPUD.bit.GPIO160 = 1; // Disable pull-up on GPIO160 (EPWM8B) + + // + // Configure EPWM-8 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM8 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPAMUX1.bit.GPIO14 = 1; // Configure GPIO14 as EPWM8A + GpioCtrlRegs.GPAMUX1.bit.GPIO15 = 1; // Configure GPIO15 as EPWM8B +// GpioCtrlRegs.GPEMUX2.bit.GPIO159 = 1; // Configure GPIO159 as EPWM8A +// GpioCtrlRegs.GPFMUX1.bit.GPIO160 = 1; // Configure GPIO160 as EPWM8B + + EDIS; +} + +// +// InitEPwm9Gpio - Initialize EPWM9 GPIOs +// +void InitEPwm9Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFPUD.bit.GPIO161 = 1; // Disable pull-up on GPIO161 (EPWM9A) + GpioCtrlRegs.GPFPUD.bit.GPIO162 = 1; // Disable pull-up on GPIO162 (EPWM9B) +// GpioCtrlRegs.GPAPUD.bit.GPIO16 = 1; // Disable pull-up on GPIO16 (EPWM9A) +// GpioCtrlRegs.GPAPUD.bit.GPIO17 = 1; // Disable pull-up on GPIO17 (EPWM9B) + + // + // Configure EPWM-9 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM9 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFMUX1.bit.GPIO161 = 1; // Configure GPIO161 as EPWM9A + GpioCtrlRegs.GPFMUX1.bit.GPIO162 = 1; // Configure GPIO162 as EPWM9B + +// // +// // Alternate mapping for EPWM-9. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO16 = 0; // Configure GPAMUX to 0 for GPIO16 +// GpioCtrlRegs.GPAMUX2.bit.GPIO17 = 0; // Configure GPAMUX to 0 for GPIO17 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO16 = 1; // Configure GPAGMUX for EPWM9A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO17 = 1; // Configure GPAGMUX for EPWM9B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO16 = 1; // Configure GPAMUX for EPWM9A +// GpioCtrlRegs.GPAMUX2.bit.GPIO17 = 1; // Configure GPAMUX for EPWM9B + + EDIS; +} + +// +// InitEPwm10Gpio - Initialize EPWM10 GPIOs +// +void InitEPwm10Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFPUD.bit.GPIO163 = 1; // Disable pull-up on GPIO163 (EPWM10A) + GpioCtrlRegs.GPFPUD.bit.GPIO164 = 1; // Disable pull-up on GPIO164 (EPWM10B) +// GpioCtrlRegs.GPAPUD.bit.GPIO18 = 1; // Disable pull-up on GPIO18 (EPWM10A) +// GpioCtrlRegs.GPAPUD.bit.GPIO19 = 1; // Disable pull-up on GPIO19 (EPWM10B) + + // + // Configure EPWM-10 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM10 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFMUX1.bit.GPIO163 = 1; // Configure GPIO163 as EPWM10A + GpioCtrlRegs.GPFMUX1.bit.GPIO164 = 1; // Configure GPIO164 as EPWM10B + +// // +// // Alternate mapping for EPWM-10. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO18 = 0; // Configure GPAMUX to 0 for GPIO18 +// GpioCtrlRegs.GPAMUX2.bit.GPIO19 = 0; // Configure GPAMUX to 0 for GPIO19 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO18 = 1; // Configure GPAGMUX for EPWM10A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO19 = 1; // Configure GPAGMUX for EPWM10B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO18 = 1; // Configure GPAMUX for EPWM10A +// GpioCtrlRegs.GPAMUX2.bit.GPIO19 = 1; // Configure GPAMUX for EPWM10B + + EDIS; +} + +// +// InitEPwm11Gpio - Initialize EPWM11 GPIOs +// +void InitEPwm11Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFPUD.bit.GPIO165 = 1; // Disable pull-up on GPIO165 (EPWM11A) + GpioCtrlRegs.GPFPUD.bit.GPIO166 = 1; // Disable pull-up on GPIO166 (EPWM11B) +// GpioCtrlRegs.GPAPUD.bit.GPIO20 = 1; // Disable pull-up on GPIO20 (EPWM11A) +// GpioCtrlRegs.GPAPUD.bit.GPIO21 = 1; // Disable pull-up on GPIO21 (EPWM11B) + + // + // Configure EPWM-11 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM11 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFMUX1.bit.GPIO165 = 1; // Configure GPIO165 as EPWM11A + GpioCtrlRegs.GPFMUX1.bit.GPIO166 = 1; // Configure GPIO166 as EPWM11B + +// // +// // Alternate mapping for EPWM-11. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO20 = 0; // Configure GPAMUX to 0 for GPIO20 +// GpioCtrlRegs.GPAMUX2.bit.GPIO21 = 0; // Configure GPAMUX to 0 for GPIO21 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO20 = 1; // Configure GPAGMUX for EPWM11A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO21 = 1; // Configure GPAGMUX for EPWM11B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO20 = 1; // Configure GPAMUX for EPWM11A +// GpioCtrlRegs.GPAMUX2.bit.GPIO21 = 1; // Configure GPAMUX for EPWM11B + + EDIS; +} + +// +// InitEPwm12Gpio - Initialize EPWM12 GPIOs +// +void InitEPwm12Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFPUD.bit.GPIO167 = 1; // Disable pull-up on GPIO167 (EPWM12A) + GpioCtrlRegs.GPFPUD.bit.GPIO168 = 1; // Disable pull-up on GPIO168 (EPWM12B) +// GpioCtrlRegs.GPAPUD.bit.GPIO22 = 1; // Disable pull-up on GPIO22 (EPWM12A) +// GpioCtrlRegs.GPAPUD.bit.GPIO23 = 1; // Disable pull-up on GPIO23 (EPWM12B) + + // + // Configure EPWM-12 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM12 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPFMUX1.bit.GPIO167 = 1; // Configure GPIO167 as EPWM12A + GpioCtrlRegs.GPFMUX1.bit.GPIO168 = 1; // Configure GPIO168 as EPWM12B + +// // +// // Alternate mapping for EPWM-12. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO22 = 0; // Configure GPAMUX to 0 for GPIO22 +// GpioCtrlRegs.GPAMUX2.bit.GPIO23 = 0; // Configure GPAMUX to 0 for GPIO23 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO22 = 1; // Configure GPAGMUX for EPWM12A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO23 = 1; // Configure GPAGMUX for EPWM12B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO22 = 1; // Configure GPAMUX for EPWM12A +// GpioCtrlRegs.GPAMUX2.bit.GPIO23 = 1; // Configure GPAMUX for EPWM12B + + EDIS; +} + +// +// InitEPwm13Gpio - Initialize EPWM13 GPIOs +// +void InitEPwm13Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEPUD.bit.GPIO137 = 1; // Disable pull-up on GPIO137 (EPWM13A) + GpioCtrlRegs.GPEPUD.bit.GPIO138 = 1; // Disable pull-up on GPIO138 (EPWM13B) +// GpioCtrlRegs.GPAPUD.bit.GPIO24 = 1; // Disable pull-up on GPIO24 (EPWM13A) +// GpioCtrlRegs.GPAPUD.bit.GPIO25 = 1; // Disable pull-up on GPIO25 (EPWM13B) + + // + // Configure EPWM-13 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM13 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEMUX1.bit.GPIO137 = 1; // Configure GPIO137 as EPWM13A + GpioCtrlRegs.GPEMUX1.bit.GPIO138 = 1; // Configure GPIO138 as EPWM13B + +// // +// // Alternate mapping for EPWM-13. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO24 = 0; // Configure GPAMUX to 0 for GPIO24 +// GpioCtrlRegs.GPAMUX2.bit.GPIO25 = 0; // Configure GPAMUX to 0 for GPIO25 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO24 = 3; // Configure GPAGMUX for EPWM13A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO25 = 3; // Configure GPAGMUX for EPWM13B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO24 = 1; // Configure GPAMUX for EPWM13A +// GpioCtrlRegs.GPAMUX2.bit.GPIO25 = 1; // Configure GPAMUX for EPWM13B + + EDIS; +} + +// +// InitEPwm14Gpio - Initialize EPWM14 GPIOs +// +void InitEPwm14Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEPUD.bit.GPIO139 = 1; // Disable pull-up on GPIO139 (EPWM14A) + GpioCtrlRegs.GPEPUD.bit.GPIO140 = 1; // Disable pull-up on GPIO140 (EPWM14B) +// GpioCtrlRegs.GPAPUD.bit.GPIO26 = 1; // Disable pull-up on GPIO26 (EPWM14A) +// GpioCtrlRegs.GPAPUD.bit.GPIO27 = 1; // Disable pull-up on GPIO27 (EPWM14B) + + // + // Configure EPWM-14 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM14 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEMUX1.bit.GPIO139 = 1; // Configure GPIO139 as EPWM14A + GpioCtrlRegs.GPEMUX1.bit.GPIO140 = 1; // Configure GPIO140 as EPWM14B + +// // +// // Alternate mapping for EPWM-14. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO26 = 0; // Configure GPAMUX to 0 for GPIO26 +// GpioCtrlRegs.GPAMUX2.bit.GPIO27 = 0; // Configure GPAMUX to 0 for GPIO27 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO26 = 3; // Configure GPAGMUX for EPWM14A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO27 = 3; // Configure GPAGMUX for EPWM14B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO26 = 1; // Configure GPAMUX for EPWM14A +// GpioCtrlRegs.GPAMUX2.bit.GPIO27 = 1; // Configure GPAMUX for EPWM14B + + EDIS; +} + +// +// InitEPwm15Gpio - Initialize EPWM15 GPIOs +// +void InitEPwm15Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEPUD.bit.GPIO141 = 1; // Disable pull-up on GPIO141 (EPWM15A) + GpioCtrlRegs.GPEPUD.bit.GPIO142 = 1; // Disable pull-up on GPIO142 (EPWM15B) +// GpioCtrlRegs.GPAPUD.bit.GPIO28 = 1; // Disable pull-up on GPIO28 (EPWM15A) +// GpioCtrlRegs.GPAPUD.bit.GPIO29 = 1; // Disable pull-up on GPIO29 (EPWM15B) + + // + // Configure EPWM-15 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM15 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEMUX1.bit.GPIO141 = 1; // Configure GPIO141 as EPWM15A + GpioCtrlRegs.GPEMUX1.bit.GPIO142 = 1; // Configure GPIO142 as EPWM15B + +// // +// // Alternate mapping for EPWM-15. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO28 = 0; // Configure GPAMUX to 0 for GPIO28 +// GpioCtrlRegs.GPAMUX2.bit.GPIO29 = 0; // Configure GPAMUX to 0 for GPIO29 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO28 = 3; // Configure GPAGMUX for EPWM15A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO29 = 3; // Configure GPAGMUX for EPWM15B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO28 = 1; // Configure GPAMUX for EPWM15A +// GpioCtrlRegs.GPAMUX2.bit.GPIO29 = 1; // Configure GPAMUX for EPWM15B + + EDIS; +} + +// +// InitEPwm16Gpio - Initialize EPWM16 GPIOs +// +void InitEPwm16Gpio(void) +{ + EALLOW; + + // + // Disable internal pull-up for the selected output pins for reduced + // power consumption. Pull-ups can be enabled or disabled by the user. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEPUD.bit.GPIO143 = 1; // Disable pull-up on GPIO141 (EPWM16A) + GpioCtrlRegs.GPEPUD.bit.GPIO144 = 1; // Disable pull-up on GPIO142 (EPWM16B) +// GpioCtrlRegs.GPAPUD.bit.GPIO30 = 1; // Disable pull-up on GPIO28 (EPWM16A) +// GpioCtrlRegs.GPAPUD.bit.GPIO31 = 1; // Disable pull-up on GPIO29 (EPWM16B) + + // + // Configure EPWM-16 pins using GPIO regs. This specifies which of the + // possible GPIO pins will be EPWM16 functional pins. + // Comment out other unwanted lines. + // + GpioCtrlRegs.GPEMUX1.bit.GPIO143 = 1; // Configure GPIO141 as EPWM16A + GpioCtrlRegs.GPEMUX2.bit.GPIO144 = 1; // Configure GPIO142 as EPWM16B + +// // +// // Alternate mapping for EPWM-16. Uncomment if required. Write 0 to +// // GPAMUx register before configuring GPAGMux to avoid glitches in Mux. +// // +// GpioCtrlRegs.GPAMUX2.bit.GPIO30 = 0; // Configure GPAMUX to 0 for GPIO30 +// GpioCtrlRegs.GPAMUX2.bit.GPIO31 = 0; // Configure GPAMUX to 0 for GPIO31 +// +// GpioCtrlRegs.GPAGMUX2.bit.GPIO30 = 3; // Configure GPAGMUx for EPWM16A +// GpioCtrlRegs.GPAGMUX2.bit.GPIO31 = 3; // Configure GPAGMux for EPWM16B +// +// GpioCtrlRegs.GPAMUX2.bit.GPIO30 = 1; // Configure GPAMUx for EPWM16A +// GpioCtrlRegs.GPAMUX2.bit.GPIO31 = 1; // Configure GPAMux for EPWM16B + + EDIS; +} + +// +// End of File +// diff --git a/i2c_ex1_master/f2838x_globalvariabledefs.c b/i2c_ex1_master/f2838x_globalvariabledefs.c new file mode 100644 index 0000000..db5a2a5 --- /dev/null +++ b/i2c_ex1_master/f2838x_globalvariabledefs.c @@ -0,0 +1,1561 @@ +//########################################################################### +// +// FILE: f2838x_globalvariabledefs.c +// +// TITLE: f2838x Global Variables and Data Section Pragmas. +// +//########################################################################### +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +#include "f2838x_device.h" // f2838x Headerfile Include File + +//--------------------------------------------------------------------------- +// Define Global Peripheral Variables: +// + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AccessProtectionRegsFile") +#else +#pragma DATA_SECTION(AccessProtectionRegs,"AccessProtectionRegsFile"); +#endif +volatile struct ACCESS_PROTECTION_REGS AccessProtectionRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdcaRegsFile") +#else +#pragma DATA_SECTION(AdcaRegs,"AdcaRegsFile"); +#endif +volatile struct ADC_REGS AdcaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdcbRegsFile") +#else +#pragma DATA_SECTION(AdcbRegs,"AdcbRegsFile"); +#endif +volatile struct ADC_REGS AdcbRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdccRegsFile") +#else +#pragma DATA_SECTION(AdccRegs,"AdccRegsFile"); +#endif +volatile struct ADC_REGS AdccRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdcdRegsFile") +#else +#pragma DATA_SECTION(AdcdRegs,"AdcdRegsFile"); +#endif +volatile struct ADC_REGS AdcdRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdcaResultRegsFile") +#else +#pragma DATA_SECTION(AdcaResultRegs,"AdcaResultRegsFile"); +#endif +volatile struct ADC_RESULT_REGS AdcaResultRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdcbResultRegsFile") +#else +#pragma DATA_SECTION(AdcbResultRegs,"AdcbResultRegsFile"); +#endif +volatile struct ADC_RESULT_REGS AdcbResultRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdccResultRegsFile") +#else +#pragma DATA_SECTION(AdccResultRegs,"AdccResultRegsFile"); +#endif +volatile struct ADC_RESULT_REGS AdccResultRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AdcdResultRegsFile") +#else +#pragma DATA_SECTION(AdcdResultRegs,"AdcdResultRegsFile"); +#endif +volatile struct ADC_RESULT_REGS AdcdResultRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("AnalogSubsysRegsFile") +#else +#pragma DATA_SECTION(AnalogSubsysRegs,"AnalogSubsysRegsFile"); +#endif +volatile struct ANALOG_SUBSYS_REGS AnalogSubsysRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("BgcrcCpuRegsFile") +#else +#pragma DATA_SECTION(BgcrcCpuRegs,"BgcrcCpuRegsFile"); +#endif +volatile struct BGCRC_REGS BgcrcCpuRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("BgcrcCla1RegsFile") +#else +#pragma DATA_SECTION(BgcrcCla1Regs,"BgcrcCla1RegsFile"); +#endif +volatile struct BGCRC_REGS BgcrcCla1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CanaRegsFile") +#else +#pragma DATA_SECTION(CanaRegs,"CanaRegsFile"); +#endif +volatile struct CAN_REGS CanaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CanbRegsFile") +#else +#pragma DATA_SECTION(CanbRegs,"CanbRegsFile"); +#endif +volatile struct CAN_REGS CanbRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cla1RegsFile") +#else +#pragma DATA_SECTION(Cla1Regs,"Cla1RegsFile"); +#endif +volatile struct CLA_REGS Cla1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb1DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb1DataExchRegs,"Clb1DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb1DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb2DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb2DataExchRegs,"Clb2DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb2DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb3DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb3DataExchRegs,"Clb3DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb3DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb4DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb4DataExchRegs,"Clb4DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb4DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb5DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb5DataExchRegs,"Clb5DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb5DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb6DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb6DataExchRegs,"Clb6DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb6DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb7DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb7DataExchRegs,"Clb7DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb7DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb8DataExchRegsFile") +#else +#pragma DATA_SECTION(Clb8DataExchRegs,"Clb8DataExchRegsFile"); +#endif +volatile struct CLB_DATA_EXCHANGE_REGS Clb8DataExchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb1LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb1LogicCfgRegs,"Clb1LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb1LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb2LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb2LogicCfgRegs,"Clb2LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb2LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb3LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb3LogicCfgRegs,"Clb3LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb3LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb4LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb4LogicCfgRegs,"Clb4LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb4LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb5LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb5LogicCfgRegs,"Clb5LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb5LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb6LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb6LogicCfgRegs,"Clb6LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb6LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb7LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb7LogicCfgRegs,"Clb7LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb7LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb8LogicCfgRegsFile") +#else +#pragma DATA_SECTION(Clb8LogicCfgRegs,"Clb8LogicCfgRegsFile"); +#endif +volatile struct CLB_LOGIC_CONFIG_REGS Clb8LogicCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb1LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb1LogicCtrlRegs,"Clb1LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb1LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb2LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb2LogicCtrlRegs,"Clb2LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb2LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb3LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb3LogicCtrlRegs,"Clb3LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb3LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb4LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb4LogicCtrlRegs,"Clb4LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb4LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb5LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb5LogicCtrlRegs,"Clb5LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb5LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb6LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb6LogicCtrlRegs,"Clb6LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb6LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb7LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb7LogicCtrlRegs,"Clb7LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb7LogicCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Clb8LogicCtrlRegsFile") +#else +#pragma DATA_SECTION(Clb8LogicCtrlRegs,"Clb8LogicCtrlRegsFile"); +#endif +volatile struct CLB_LOGIC_CONTROL_REGS Clb8LogicCtrlRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CLBXbarRegsFile") +#else +#pragma DATA_SECTION(CLBXbarRegs,"CLBXbarRegsFile"); +#endif +volatile struct CLB_XBAR_REGS CLBXbarRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ClkCfgRegsFile") +#else +#pragma DATA_SECTION(ClkCfgRegs,"ClkCfgRegsFile"); +#endif +volatile struct CLK_CFG_REGS ClkCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss1RegsFile") +#else +#pragma DATA_SECTION(Cmpss1Regs,"Cmpss1RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss2RegsFile") +#else +#pragma DATA_SECTION(Cmpss2Regs,"Cmpss2RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss3RegsFile") +#else +#pragma DATA_SECTION(Cmpss3Regs,"Cmpss3RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss4RegsFile") +#else +#pragma DATA_SECTION(Cmpss4Regs,"Cmpss4RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss4Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss5RegsFile") +#else +#pragma DATA_SECTION(Cmpss5Regs,"Cmpss5RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss5Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss6RegsFile") +#else +#pragma DATA_SECTION(Cmpss6Regs,"Cmpss6RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss6Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss7RegsFile") +#else +#pragma DATA_SECTION(Cmpss7Regs,"Cmpss7RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss7Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cmpss8RegsFile") +#else +#pragma DATA_SECTION(Cmpss8Regs,"Cmpss8RegsFile"); +#endif +volatile struct CMPSS_REGS Cmpss8Regs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CmConfRegsFile") +#else +#pragma DATA_SECTION(CmConfRegs,"CmConfRegsFile"); +#endif +volatile struct CM_CONF_REGS CmConfRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cpu1toCmIpcRegsFile") +#else +#pragma DATA_SECTION(Cpu1toCmIpcRegs,"Cpu1toCmIpcRegsFile"); +#endif +volatile struct CPU1TOCM_IPC_REGS_CPU1VIEW Cpu1toCmIpcRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cpu1toCpu2IpcRegsFile") +#else +#pragma DATA_SECTION(Cpu1toCpu2IpcRegs,"Cpu1toCpu2IpcRegsFile"); +#endif +volatile struct CPU1TOCPU2_IPC_REGS_CPU1VIEW Cpu1toCpu2IpcRegs; +#endif // ifdef CPU1 + +#ifdef CPU2 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cpu2toCpu1IpcRegsFile") +#else +#pragma DATA_SECTION(Cpu2toCpu1IpcRegs,"Cpu2toCpu1IpcRegsFile"); +#endif +volatile struct CPU1TOCPU2_IPC_REGS_CPU2VIEW Cpu2toCpu1IpcRegs; +#endif // ifdef CPU2 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SysPeriphAcRegsFile") +#else +#pragma DATA_SECTION(SysPeriphAcRegs,"SysPeriphAcRegsFile"); +#endif +volatile struct CPU1_PERIPH_AC_REGS SysPeriphAcRegs; +#endif // ifdef CPU1 + +#ifdef CPU2 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Cpu2toCmIpcRegsFile") +#else +#pragma DATA_SECTION(Cpu2toCmIpcRegs,"Cpu2toCmIpcRegsFile"); +#endif +volatile struct CPU2TOCM_IPC_REGS_CPU2VIEW Cpu2toCmIpcRegs; +#endif // ifdef CPU2 + +#ifdef CPU2 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SysPeriphAcRegsFile") +#else +#pragma DATA_SECTION(SysPeriphAcRegs,"SysPeriphAcRegsFile"); +#endif +volatile struct CPU2_PERIPH_AC_REGS SysPeriphAcRegs; +#endif // ifdef CPU2 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CpuTimer0RegsFile") +#else +#pragma DATA_SECTION(CpuTimer0Regs,"CpuTimer0RegsFile"); +#endif +volatile struct CPUTIMER_REGS CpuTimer0Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CpuTimer1RegsFile") +#else +#pragma DATA_SECTION(CpuTimer1Regs,"CpuTimer1RegsFile"); +#endif +volatile struct CPUTIMER_REGS CpuTimer1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CpuTimer2RegsFile") +#else +#pragma DATA_SECTION(CpuTimer2Regs,"CpuTimer2RegsFile"); +#endif +volatile struct CPUTIMER_REGS CpuTimer2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("CpuSysRegsFile") +#else +#pragma DATA_SECTION(CpuSysRegs,"CpuSysRegsFile"); +#endif +volatile struct CPU_SYS_REGS CpuSysRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DacaRegsFile") +#else +#pragma DATA_SECTION(DacaRegs,"DacaRegsFile"); +#endif +volatile struct DAC_REGS DacaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DacbRegsFile") +#else +#pragma DATA_SECTION(DacbRegs,"DacbRegsFile"); +#endif +volatile struct DAC_REGS DacbRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DaccRegsFile") +#else +#pragma DATA_SECTION(DaccRegs,"DaccRegsFile"); +#endif +volatile struct DAC_REGS DaccRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Dcc0RegsFile") +#else +#pragma DATA_SECTION(Dcc0Regs,"Dcc0RegsFile"); +#endif +volatile struct DCC_REGS Dcc0Regs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Dcc1RegsFile") +#else +#pragma DATA_SECTION(Dcc1Regs,"Dcc1RegsFile"); +#endif +volatile struct DCC_REGS Dcc1Regs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Dcc2RegsFile") +#else +#pragma DATA_SECTION(Dcc2Regs,"Dcc2RegsFile"); +#endif +volatile struct DCC_REGS Dcc2Regs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DcsmCommonRegsFile") +#else +#pragma DATA_SECTION(DcsmCommonRegs,"DcsmCommonRegsFile"); +#endif +volatile struct DCSM_COMMON_REGS DcsmCommonRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DcsmZ1OtpRegsFile") +#else +#pragma DATA_SECTION(DcsmZ1OtpRegs,"DcsmZ1OtpRegsFile"); +#endif +volatile struct DCSM_Z1_OTP DcsmZ1OtpRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DcsmZ1RegsFile") +#else +#pragma DATA_SECTION(DcsmZ1Regs,"DcsmZ1RegsFile"); +#endif +volatile struct DCSM_Z1_REGS DcsmZ1Regs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DcsmZ2OtpRegsFile") +#else +#pragma DATA_SECTION(DcsmZ2OtpRegs,"DcsmZ2OtpRegsFile"); +#endif +volatile struct DCSM_Z2_OTP DcsmZ2OtpRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DcsmZ2RegsFile") +#else +#pragma DATA_SECTION(DcsmZ2Regs,"DcsmZ2RegsFile"); +#endif +volatile struct DCSM_Z2_REGS DcsmZ2Regs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DevCfgRegsFile") +#else +#pragma DATA_SECTION(DevCfgRegs,"DevCfgRegsFile"); +#endif +volatile struct DEV_CFG_REGS DevCfgRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DmaClaSrcSelRegsFile") +#else +#pragma DATA_SECTION(DmaClaSrcSelRegs,"DmaClaSrcSelRegsFile"); +#endif +volatile struct DMA_CLA_SRC_SEL_REGS DmaClaSrcSelRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("DmaRegsFile") +#else +#pragma DATA_SECTION(DmaRegs,"DmaRegsFile"); +#endif +volatile struct DMA_REGS DmaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap1RegsFile") +#else +#pragma DATA_SECTION(ECap1Regs,"ECap1RegsFile"); +#endif +volatile struct ECAP_REGS ECap1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap2RegsFile") +#else +#pragma DATA_SECTION(ECap2Regs,"ECap2RegsFile"); +#endif +volatile struct ECAP_REGS ECap2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap3RegsFile") +#else +#pragma DATA_SECTION(ECap3Regs,"ECap3RegsFile"); +#endif +volatile struct ECAP_REGS ECap3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap4RegsFile") +#else +#pragma DATA_SECTION(ECap4Regs,"ECap4RegsFile"); +#endif +volatile struct ECAP_REGS ECap4Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap5RegsFile") +#else +#pragma DATA_SECTION(ECap5Regs,"ECap5RegsFile"); +#endif +volatile struct ECAP_REGS ECap5Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap6RegsFile") +#else +#pragma DATA_SECTION(ECap6Regs,"ECap6RegsFile"); +#endif +volatile struct ECAP_REGS ECap6Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ECap7RegsFile") +#else +#pragma DATA_SECTION(ECap7Regs,"ECap7RegsFile"); +#endif +volatile struct ECAP_REGS ECap7Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Emif1ConfigRegsFile") +#else +#pragma DATA_SECTION(Emif1ConfigRegs,"Emif1ConfigRegsFile"); +#endif +volatile struct EMIF1_CONFIG_REGS Emif1ConfigRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Emif2ConfigRegsFile") +#else +#pragma DATA_SECTION(Emif2ConfigRegs,"Emif2ConfigRegsFile"); +#endif +volatile struct EMIF2_CONFIG_REGS Emif2ConfigRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Emif1RegsFile") +#else +#pragma DATA_SECTION(Emif1Regs,"Emif1RegsFile"); +#endif +volatile struct EMIF_REGS Emif1Regs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Emif2RegsFile") +#else +#pragma DATA_SECTION(Emif2Regs,"Emif2RegsFile"); +#endif +volatile struct EMIF_REGS Emif2Regs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm1RegsFile") +#else +#pragma DATA_SECTION(EPwm1Regs,"EPwm1RegsFile"); +#endif +volatile struct EPWM_REGS EPwm1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm2RegsFile") +#else +#pragma DATA_SECTION(EPwm2Regs,"EPwm2RegsFile"); +#endif +volatile struct EPWM_REGS EPwm2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm3RegsFile") +#else +#pragma DATA_SECTION(EPwm3Regs,"EPwm3RegsFile"); +#endif +volatile struct EPWM_REGS EPwm3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm4RegsFile") +#else +#pragma DATA_SECTION(EPwm4Regs,"EPwm4RegsFile"); +#endif +volatile struct EPWM_REGS EPwm4Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm5RegsFile") +#else +#pragma DATA_SECTION(EPwm5Regs,"EPwm5RegsFile"); +#endif +volatile struct EPWM_REGS EPwm5Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm6RegsFile") +#else +#pragma DATA_SECTION(EPwm6Regs,"EPwm6RegsFile"); +#endif +volatile struct EPWM_REGS EPwm6Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm7RegsFile") +#else +#pragma DATA_SECTION(EPwm7Regs,"EPwm7RegsFile"); +#endif +volatile struct EPWM_REGS EPwm7Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm8RegsFile") +#else +#pragma DATA_SECTION(EPwm8Regs,"EPwm8RegsFile"); +#endif +volatile struct EPWM_REGS EPwm8Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm9RegsFile") +#else +#pragma DATA_SECTION(EPwm9Regs,"EPwm9RegsFile"); +#endif +volatile struct EPWM_REGS EPwm9Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm10RegsFile") +#else +#pragma DATA_SECTION(EPwm10Regs,"EPwm10RegsFile"); +#endif +volatile struct EPWM_REGS EPwm10Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm11RegsFile") +#else +#pragma DATA_SECTION(EPwm11Regs,"EPwm11RegsFile"); +#endif +volatile struct EPWM_REGS EPwm11Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm12RegsFile") +#else +#pragma DATA_SECTION(EPwm12Regs,"EPwm12RegsFile"); +#endif +volatile struct EPWM_REGS EPwm12Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm13RegsFile") +#else +#pragma DATA_SECTION(EPwm13Regs,"EPwm13RegsFile"); +#endif +volatile struct EPWM_REGS EPwm13Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm14RegsFile") +#else +#pragma DATA_SECTION(EPwm14Regs,"EPwm14RegsFile"); +#endif +volatile struct EPWM_REGS EPwm14Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm15RegsFile") +#else +#pragma DATA_SECTION(EPwm15Regs,"EPwm15RegsFile"); +#endif +volatile struct EPWM_REGS EPwm15Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwm16RegsFile") +#else +#pragma DATA_SECTION(EPwm16Regs,"EPwm16RegsFile"); +#endif +volatile struct EPWM_REGS EPwm16Regs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EPwmXbarRegsFile") +#else +#pragma DATA_SECTION(EPwmXbarRegs,"EPwmXbarRegsFile"); +#endif +volatile struct EPWM_XBAR_REGS EPwmXbarRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EQep1RegsFile") +#else +#pragma DATA_SECTION(EQep1Regs,"EQep1RegsFile"); +#endif +volatile struct EQEP_REGS EQep1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EQep2RegsFile") +#else +#pragma DATA_SECTION(EQep2Regs,"EQep2RegsFile"); +#endif +volatile struct EQEP_REGS EQep2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EQep3RegsFile") +#else +#pragma DATA_SECTION(EQep3Regs,"EQep3RegsFile"); +#endif +volatile struct EQEP_REGS EQep3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCounter1RegsFile") +#else +#pragma DATA_SECTION(EradCounter1Regs,"EradCounter1RegsFile"); +#endif +volatile struct ERAD_COUNTER_REGS EradCounter1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCounter2RegsFile") +#else +#pragma DATA_SECTION(EradCounter2Regs,"EradCounter2RegsFile"); +#endif +volatile struct ERAD_COUNTER_REGS EradCounter2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCounter3RegsFile") +#else +#pragma DATA_SECTION(EradCounter3Regs,"EradCounter3RegsFile"); +#endif +volatile struct ERAD_COUNTER_REGS EradCounter3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCounter4RegsFile") +#else +#pragma DATA_SECTION(EradCounter4Regs,"EradCounter4RegsFile"); +#endif +volatile struct ERAD_COUNTER_REGS EradCounter4Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRCGlobalRegsFile") +#else +#pragma DATA_SECTION(EradCRCGlobalRegs,"EradCRCGlobalRegsFile"); +#endif +volatile struct ERAD_CRC_GLOBAL_REGS EradCRCGlobalRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC1RegsFile") +#else +#pragma DATA_SECTION(EradCRC1Regs,"EradCRC1RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC2RegsFile") +#else +#pragma DATA_SECTION(EradCRC2Regs,"EradCRC2RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC3RegsFile") +#else +#pragma DATA_SECTION(EradCRC3Regs,"EradCRC3RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC4RegsFile") +#else +#pragma DATA_SECTION(EradCRC4Regs,"EradCRC4RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC4Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC5RegsFile") +#else +#pragma DATA_SECTION(EradCRC5Regs,"EradCRC5RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC5Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC6RegsFile") +#else +#pragma DATA_SECTION(EradCRC6Regs,"EradCRC6RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC6Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC7RegsFile") +#else +#pragma DATA_SECTION(EradCRC7Regs,"EradCRC7RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC7Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradCRC8RegsFile") +#else +#pragma DATA_SECTION(EradCRC8Regs,"EradCRC8RegsFile"); +#endif +volatile struct ERAD_CRC_REGS EradCRC8Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradGlobalRegsFile") +#else +#pragma DATA_SECTION(EradGlobalRegs,"EradGlobalRegsFile"); +#endif +volatile struct ERAD_GLOBAL_REGS EradGlobalRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP1RegsFile") +#else +#pragma DATA_SECTION(EradHWBP1Regs,"EradHWBP1RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP2RegsFile") +#else +#pragma DATA_SECTION(EradHWBP2Regs,"EradHWBP2RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP3RegsFile") +#else +#pragma DATA_SECTION(EradHWBP3Regs,"EradHWBP3RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP3Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP4RegsFile") +#else +#pragma DATA_SECTION(EradHWBP4Regs,"EradHWBP4RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP4Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP5RegsFile") +#else +#pragma DATA_SECTION(EradHWBP5Regs,"EradHWBP5RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP5Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP6RegsFile") +#else +#pragma DATA_SECTION(EradHWBP6Regs,"EradHWBP6RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP6Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP7RegsFile") +#else +#pragma DATA_SECTION(EradHWBP7Regs,"EradHWBP7RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP7Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EradHWBP8RegsFile") +#else +#pragma DATA_SECTION(EradHWBP8Regs,"EradHWBP8RegsFile"); +#endif +volatile struct ERAD_HWBP_REGS EradHWBP8Regs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EscssConfigRegsFile") +#else +#pragma DATA_SECTION(EscssConfigRegs,"EscssConfigRegsFile"); +#endif +volatile struct ESCSS_CONFIG_REGS EscssConfigRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("EscssRegsFile") +#else +#pragma DATA_SECTION(EscssRegs,"EscssRegsFile"); +#endif +volatile struct ESCSS_REGS EscssRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Flash0CtrlRegsFile") +#else +#pragma DATA_SECTION(Flash0CtrlRegs,"Flash0CtrlRegsFile"); +#endif +volatile struct FLASH_CTRL_REGS Flash0CtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Flash0EccRegsFile") +#else +#pragma DATA_SECTION(Flash0EccRegs,"Flash0EccRegsFile"); +#endif +volatile struct FLASH_ECC_REGS Flash0EccRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxaRegsFile") +#else +#pragma DATA_SECTION(FsiRxaRegs,"FsiRxaRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxbRegsFile") +#else +#pragma DATA_SECTION(FsiRxbRegs,"FsiRxbRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxbRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxcRegsFile") +#else +#pragma DATA_SECTION(FsiRxcRegs,"FsiRxcRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxcRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxdRegsFile") +#else +#pragma DATA_SECTION(FsiRxdRegs,"FsiRxdRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxdRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxeRegsFile") +#else +#pragma DATA_SECTION(FsiRxeRegs,"FsiRxeRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxeRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxfRegsFile") +#else +#pragma DATA_SECTION(FsiRxfRegs,"FsiRxfRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxfRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxgRegsFile") +#else +#pragma DATA_SECTION(FsiRxgRegs,"FsiRxgRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiRxhRegsFile") +#else +#pragma DATA_SECTION(FsiRxhRegs,"FsiRxhRegsFile"); +#endif +volatile struct FSI_RX_REGS FsiRxhRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiTxaRegsFile") +#else +#pragma DATA_SECTION(FsiTxaRegs,"FsiTxaRegsFile"); +#endif +volatile struct FSI_TX_REGS FsiTxaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("FsiTxbRegsFile") +#else +#pragma DATA_SECTION(FsiTxbRegs,"FsiTxbRegsFile"); +#endif +volatile struct FSI_TX_REGS FsiTxbRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("GpioCtrlRegsFile") +#else +#pragma DATA_SECTION(GpioCtrlRegs,"GpioCtrlRegsFile"); +#endif +volatile struct GPIO_CTRL_REGS GpioCtrlRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("GpioDataReadRegsFile") +#else +#pragma DATA_SECTION(GpioDataReadRegs,"GpioDataReadRegsFile"); +#endif +volatile struct GPIO_DATA_READ_REGS GpioDataReadRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("GpioDataRegsFile") +#else +#pragma DATA_SECTION(GpioDataRegs,"GpioDataRegsFile"); +#endif +volatile struct GPIO_DATA_REGS GpioDataRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("HRCap6RegsFile") +#else +#pragma DATA_SECTION(HRCap6Regs,"HRCap6RegsFile"); +#endif +volatile struct HRCAP_REGS HRCap6Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("HRCap7RegsFile") +#else +#pragma DATA_SECTION(HRCap7Regs,"HRCap7RegsFile"); +#endif +volatile struct HRCAP_REGS HRCap7Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("I2caRegsFile") +#else +#pragma DATA_SECTION(I2caRegs,"I2caRegsFile"); +#endif +volatile struct I2C_REGS I2caRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("I2cbRegsFile") +#else +#pragma DATA_SECTION(I2cbRegs,"I2cbRegsFile"); +#endif +volatile struct I2C_REGS I2cbRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("InputXbarRegsFile") +#else +#pragma DATA_SECTION(InputXbarRegs,"InputXbarRegsFile"); +#endif +volatile struct INPUT_XBAR_REGS InputXbarRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ClbInputXbarRegsFile") +#else +#pragma DATA_SECTION(ClbInputXbarRegs,"ClbInputXbarRegsFile"); +#endif +volatile struct INPUT_XBAR_REGS ClbInputXbarRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("McanaSsRegsFile") +#else +#pragma DATA_SECTION(McanaSsRegs,"McanaSsRegsFile"); +#endif +volatile struct MCANSS_REGS McanaSsRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("McanaErrRegsFile") +#else +#pragma DATA_SECTION(McanaErrRegs,"McanaErrRegsFile"); +#endif +volatile struct MCAN_ERROR_REGS McanaErrRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("McanaRegsFile") +#else +#pragma DATA_SECTION(McanaRegs,"McanaRegsFile"); +#endif +volatile struct MCAN_REGS McanaRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("MemoryErrorRegsFile") +#else +#pragma DATA_SECTION(MemoryErrorRegs,"MemoryErrorRegsFile"); +#endif +volatile struct MEMORY_ERROR_REGS MemoryErrorRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("MemCfgRegsFile") +#else +#pragma DATA_SECTION(MemCfgRegs,"MemCfgRegsFile"); +#endif +volatile struct MEM_CFG_REGS MemCfgRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("McbspaRegsFile") +#else +#pragma DATA_SECTION(McbspaRegs,"McbspaRegsFile"); +#endif +volatile struct McBSP_REGS McbspaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("McbspbRegsFile") +#else +#pragma DATA_SECTION(McbspbRegs,"McbspbRegsFile"); +#endif +volatile struct McBSP_REGS McbspbRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("NmiIntruptRegsFile") +#else +#pragma DATA_SECTION(NmiIntruptRegs,"NmiIntruptRegsFile"); +#endif +volatile struct NMI_INTRUPT_REGS NmiIntruptRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("OutputXbarRegsFile") +#else +#pragma DATA_SECTION(OutputXbarRegs,"OutputXbarRegsFile"); +#endif +volatile struct OUTPUT_XBAR_REGS OutputXbarRegs; +#endif // ifdef CPU1 + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ClbOutputXbarRegsFile") +#else +#pragma DATA_SECTION(ClbOutputXbarRegs,"ClbOutputXbarRegsFile"); +#endif +volatile struct OUTPUT_XBAR_REGS ClbOutputXbarRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("PieCtrlRegsFile") +#else +#pragma DATA_SECTION(PieCtrlRegs,"PieCtrlRegsFile"); +#endif +volatile struct PIE_CTRL_REGS PieCtrlRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("PieVectTableFile") +#else +#pragma DATA_SECTION(PieVectTable,"PieVectTableFile"); +#endif +volatile struct PIE_VECT_TABLE PieVectTable; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("PmbusaRegsFile") +#else +#pragma DATA_SECTION(PmbusaRegs,"PmbusaRegsFile"); +#endif +volatile struct PMBUS_REGS PmbusaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("RomPrefetchRegsFile") +#else +#pragma DATA_SECTION(RomPrefetchRegs,"RomPrefetchRegsFile"); +#endif +volatile struct ROM_PREFETCH_REGS RomPrefetchRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("RomWaitStateRegsFile") +#else +#pragma DATA_SECTION(RomWaitStateRegs,"RomWaitStateRegsFile"); +#endif +volatile struct ROM_WAIT_STATE_REGS RomWaitStateRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SciaRegsFile") +#else +#pragma DATA_SECTION(SciaRegs,"SciaRegsFile"); +#endif +volatile struct SCI_REGS SciaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ScibRegsFile") +#else +#pragma DATA_SECTION(ScibRegs,"ScibRegsFile"); +#endif +volatile struct SCI_REGS ScibRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ScicRegsFile") +#else +#pragma DATA_SECTION(ScicRegs,"ScicRegsFile"); +#endif +volatile struct SCI_REGS ScicRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("ScidRegsFile") +#else +#pragma DATA_SECTION(ScidRegs,"ScidRegsFile"); +#endif +volatile struct SCI_REGS ScidRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Sdfm1RegsFile") +#else +#pragma DATA_SECTION(Sdfm1Regs,"Sdfm1RegsFile"); +#endif +volatile struct SDFM_REGS Sdfm1Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("Sdfm2RegsFile") +#else +#pragma DATA_SECTION(Sdfm2Regs,"Sdfm2RegsFile"); +#endif +volatile struct SDFM_REGS Sdfm2Regs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SpiaRegsFile") +#else +#pragma DATA_SECTION(SpiaRegs,"SpiaRegsFile"); +#endif +volatile struct SPI_REGS SpiaRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SpibRegsFile") +#else +#pragma DATA_SECTION(SpibRegs,"SpibRegsFile"); +#endif +volatile struct SPI_REGS SpibRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SpicRegsFile") +#else +#pragma DATA_SECTION(SpicRegs,"SpicRegsFile"); +#endif +volatile struct SPI_REGS SpicRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SpidRegsFile") +#else +#pragma DATA_SECTION(SpidRegs,"SpidRegsFile"); +#endif +volatile struct SPI_REGS SpidRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SyncSocRegsFile") +#else +#pragma DATA_SECTION(SyncSocRegs,"SyncSocRegsFile"); +#endif +volatile struct SYNC_SOC_REGS SyncSocRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("SysStatusRegsFile") +#else +#pragma DATA_SECTION(SysStatusRegs,"SysStatusRegsFile"); +#endif +volatile struct SYS_STATUS_REGS SysStatusRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("TestErrorRegsFile") +#else +#pragma DATA_SECTION(TestErrorRegs,"TestErrorRegsFile"); +#endif +volatile struct TEST_ERROR_REGS TestErrorRegs; + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("WdRegsFile") +#else +#pragma DATA_SECTION(WdRegs,"WdRegsFile"); +#endif +volatile struct WD_REGS WdRegs; + +#ifdef CPU1 +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("XbarRegsFile") +#else +#pragma DATA_SECTION(XbarRegs,"XbarRegsFile"); +#endif +volatile struct XBAR_REGS XbarRegs; +#endif // ifdef CPU1 + +//---------------------------------------- +#ifdef __cplusplus +#pragma DATA_SECTION("XintRegsFile") +#else +#pragma DATA_SECTION(XintRegs,"XintRegsFile"); +#endif +volatile struct XINT_REGS XintRegs; + + + +//=========================================================================== +// End of file. +//=========================================================================== + + diff --git a/i2c_ex1_master/f2838x_gpio.c b/i2c_ex1_master/f2838x_gpio.c new file mode 100644 index 0000000..aca3330 --- /dev/null +++ b/i2c_ex1_master/f2838x_gpio.c @@ -0,0 +1,472 @@ +//########################################################################### +// +// FILE: f2838x_gpio.c +// +// TITLE: GPIO module support functions +// +//########################################################################### +// +// +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" +#include "f2838x_examples.h" + +// +//Low-level functions for GPIO configuration (CPU1 only) +// + +#ifdef CPU1 + // + // InitGpio - Sets all pins to be muxed to GPIO in input mode. + // Also resets CPU control to CPU1 and disables open + // drain and polarity inversion and sets the qualification to + // synchronous. Also unlocks all GPIOs. Only one CPU should call + // this function. + // + void InitGpio() + { + volatile Uint32 *gpioBaseAddr; + Uint16 regOffset; + + // + //Disable pin locks + // + EALLOW; + GpioCtrlRegs.GPALOCK.all = 0x00000000; + GpioCtrlRegs.GPBLOCK.all = 0x00000000; + GpioCtrlRegs.GPCLOCK.all = 0x00000000; + GpioCtrlRegs.GPDLOCK.all = 0x00000000; + GpioCtrlRegs.GPELOCK.all = 0x00000000; + GpioCtrlRegs.GPFLOCK.all = 0x00000000; + + // + // Fill all registers with zeros. Writing to each register separately + // for six GPIO modules would make this function *very* long. + // Fortunately, we'd be writing them all with zeros anyway, so this + // saves a lot of space. + // + gpioBaseAddr = (Uint32 *)&GpioCtrlRegs; + for (regOffset = 0; regOffset < sizeof(GpioCtrlRegs)/2; regOffset++) + { + // + //Hack to avoid enabling pull-ups on all pins. GPyPUD is offset + //0x0C in each register group of 0x40 words. Since this is a + //32-bit pointer, the addresses must be divided by 2. + // + if (regOffset % (0x40/2) != (0x0C/2)) + { + gpioBaseAddr[regOffset] = 0x00000000; + } + } + + gpioBaseAddr = (Uint32 *)&GpioDataRegs; + for (regOffset = 0; regOffset < sizeof(GpioDataRegs)/2; regOffset++) + { + gpioBaseAddr[regOffset] = 0x00000000; + } + + EDIS; + } + + // + // GPIO_SetupPinMux - Set the peripheral muxing for the specified pin. The + // appropriate parameters can be found in the GPIO Muxed + // Pins table(4.4) in the datasheet. Use the GPIO index + // row (0 to 15) to select a muxing option for the GPIO. + // + void GPIO_SetupPinMux(Uint16 gpioNumber, Uint16 cpu, Uint16 muxPosition) + { + volatile Uint32 *gpioBaseAddr; + volatile Uint32 *mux, *gmux, *csel; + Uint16 pin32, pin16, pin8; + + pin32 = gpioNumber % 32; + pin16 = gpioNumber % 16; + pin8 = gpioNumber % 8; + gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (gpioNumber/32)*GPY_CTRL_OFFSET; + + // + //Sanity check for valid cpu and peripheral values + // + if (cpu > GPIO_MUX_CPU2CLA || muxPosition > 0xF) + return; + + // + //Create pointers to the appropriate registers. This is a workaround + //for the way GPIO registers are defined. The standard definition + //in the header file makes it very easy to do named accesses of one + //register or bit, but hard to do arbitrary numerical accesses. It's + //easier to have an array of GPIO modules with identical registers, + //including arrays for multi-register groups like GPyCSEL1-4. But + //the header file doesn't define anything we can turn into an array, + //so manual pointer arithmetic is used instead. + // + mux = gpioBaseAddr + GPYMUX + pin32/16; + gmux = gpioBaseAddr + GPYGMUX + pin32/16; + csel = gpioBaseAddr + GPYCSEL + pin32/8; + + // + //Now for the actual function + // + EALLOW; + + // + //To change the muxing, set the peripheral mux to 0/GPIO first to avoid + //glitches, then change the group mux, then set the peripheral mux to + //its target value. Finally, set the CPU select. This procedure is + //described in the TRM. Unfortunately, since we don't know the pin in + //advance we can't hardcode a bitfield reference, so there's some + //tricky bit twiddling here. + // + *mux &= ~(0x3UL << (2*pin16)); + *gmux &= ~(0x3UL << (2*pin16)); + *gmux |= (Uint32)((muxPosition >> 2) & 0x3UL) << (2*pin16); + *mux |= (Uint32)(muxPosition & 0x3UL) << (2*pin16); + + *csel &= ~(0x3L << (4*pin8)); + *csel |= (Uint32)(cpu & 0x3L) << (4*pin8); + + // + //WARNING: This code does not touch the analog mode select registers, + //which are needed to give the USB module control of its IOs. + // + EDIS; + } + + // + // GPIO_SetupPinOptions - Setup up the GPIO input/output options for the + // specified pin. + // + //The flags are a 16-bit mask produced by ORing together options. + //For input pins, the valid flags are: + //GPIO_PULLUP Enable pull-up + //GPIO_INVERT Enable input polarity inversion + //GPIO_SYNC Synchronize the input latch to PLLSYSCLK + // (default -- you don't need to specify this) + //GPIO_QUAL3 Use 3-sample qualification + //GPIO_QUAL6 Use 6-sample qualification + //GPIO_ASYNC Do not use synchronization or qualification + //(Note: only one of SYNC, QUAL3, QUAL6, or ASYNC is allowed) + // + //For output pins, the valid flags are: + //GPIO_OPENDRAIN Output in open drain mode + //GPIO_PULLUP If open drain enabled, also enable the pull-up + //and the input qualification flags (SYNC/QUAL3/QUAL6/SYNC) listed above. + // + //With no flags, the default input state is synchronous with no + //pull-up or polarity inversion. The default output state is + //the standard digital output. + // + void GPIO_SetupPinOptions(Uint16 gpioNumber, Uint16 output, Uint16 flags) + { + volatile Uint32 *gpioBaseAddr; + volatile Uint32 *dir, *pud, *inv, *odr, *qsel; + Uint32 pin32, pin16, pinMask, qual; + + pin32 = gpioNumber % 32; + pin16 = gpioNumber % 16; + pinMask = 1UL << pin32; + gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (gpioNumber/32)*GPY_CTRL_OFFSET; + + // + //Create pointers to the appropriate registers. This is a workaround + //for the way GPIO registers are defined. The standard definition + //in the header file makes it very easy to do named accesses of one + //register or bit, but hard to do arbitrary numerical accesses. It's + //easier to have an array of GPIO modules with identical registers, + //including arrays for multi-register groups like GPyQSEL1-2. But + //the header file doesn't define anything we can turn into an array, + //so manual pointer arithmetic is used instead. + // + dir = gpioBaseAddr + GPYDIR; + pud = gpioBaseAddr + GPYPUD; + inv = gpioBaseAddr + GPYINV; + odr = gpioBaseAddr + GPYODR; + qsel = gpioBaseAddr + GPYQSEL + pin32/16; + + EALLOW; + + // + //Set the data direction + // + *dir &= ~pinMask; + if (output == 1) + { + // + //Output, with optional open drain mode and pull-up + // + *dir |= pinMask; + + // + //Enable open drain if necessary + // + if (flags & GPIO_OPENDRAIN) + { + *odr |= pinMask; + } + else + { + *odr &= ~pinMask; + } + + // + //Enable pull-up if necessary. Open drain mode must be active. + // + if (flags & (GPIO_OPENDRAIN | GPIO_PULLUP)) + { + *pud &= ~pinMask; + } + else + { + *pud |= pinMask; + } + } + else + { + // + //Input, with optional pull-up, qualification, and polarity + //inversion + // + *dir &= ~pinMask; + + // + //Enable pull-up if necessary + // + if (flags & GPIO_PULLUP) + { + *pud &= ~pinMask; + } + else + { + *pud |= pinMask; + } + + // + //Invert polarity if necessary + // + if (flags & GPIO_INVERT) + { + *inv |= pinMask; + } + else + { + *inv &= ~pinMask; + } + } + + // + //Extract the qualification parameter and load it into the register. + //This is also needed for open drain outputs, so we might as well do it + //all the time. + // + qual = (flags & GPIO_ASYNC) / GPIO_QUAL3; + *qsel &= ~(0x3L << (2 * pin16)); + if (qual != 0x0) + { + *qsel |= qual << (2 * pin16); + } + + EDIS; + } + + // + // GPIO_SetupLock - Enable or disable the GPIO register bit lock for the + // specified pin. + // The valid flags are: + // GPIO_UNLOCK - Unlock the pin setup register bits for + // the specified pin + // GPIO_LOCK - Lock the pin setup register bits for the + // specified pin + // + void GPIO_SetupLock(Uint16 gpioNumber, Uint16 flags) + { + volatile Uint32 *gpioBaseAddr; + volatile Uint32 *lock; + Uint32 pin32, pinMask; + + pin32 = gpioNumber % 32; + pinMask = 1UL << pin32; + gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (gpioNumber/32)*GPY_CTRL_OFFSET; + + // + //Create pointers to the appropriate registers. This is a workaround + //for the way GPIO registers are defined. The standard definition + //in the header file makes it very easy to do named accesses of one + //register or bit, but hard to do arbitrary numerical accesses. It's + //easier to have an array of GPIO modules with identical registers, + //including arrays for multi-register groups like GPyQSEL1-2. But + //the header file doesn't define anything we can turn into an array, + //so manual pointer arithmetic is used instead. + // + lock = gpioBaseAddr + GPYLOCK; + + EALLOW; + if(flags) + { + //Lock the pin + *lock |= pinMask; + } + else + { + //Unlock the pin + *lock &= ~pinMask; + } + EDIS; + } + + // + //External interrupt setup + // + void GPIO_SetupXINT1Gpio(Uint16 gpioNumber) + { + EALLOW; + InputXbarRegs.INPUT4SELECT = gpioNumber; //Set XINT1 source to GPIO-pin + EDIS; + } + void GPIO_SetupXINT2Gpio(Uint16 gpioNumber) + { + EALLOW; + InputXbarRegs.INPUT5SELECT = gpioNumber; //Set XINT2 source to GPIO-pin + EDIS; + } + void GPIO_SetupXINT3Gpio(Uint16 gpioNumber) + { + EALLOW; + InputXbarRegs.INPUT6SELECT = gpioNumber; //Set XINT3 source to GPIO-pin + EDIS; + } + void GPIO_SetupXINT4Gpio(Uint16 gpioNumber) + { + EALLOW; + InputXbarRegs.INPUT13SELECT = gpioNumber; //Set XINT4 source to GPIO-pin + EDIS; + } + void GPIO_SetupXINT5Gpio(Uint16 gpioNumber) + { + EALLOW; + InputXbarRegs.INPUT14SELECT = gpioNumber; //Set XINT5 source to GPIO-pin + EDIS; + } + + // + //GPIO_EnableUnbondedIOPullupsFor176Pin - Enable pullups for the unbonded + // GPIOs on the 176PTP package: + // GPIOs Grp Bits + // 95-132 C 31 + // D 31:0 + // E 4:0 + // 134-168 E 31:6 + // F 8:0 + // + void GPIO_EnableUnbondedIOPullupsFor176Pin() + { + EALLOW; + GpioCtrlRegs.GPCPUD.all = ~0x80000000; //GPIO 95 + GpioCtrlRegs.GPDPUD.all = ~0xFFFFFFF7; //GPIOs 96-127 + GpioCtrlRegs.GPEPUD.all = ~0xFFFFFFDF; //GPIOs 128-159 except for 133 + GpioCtrlRegs.GPFPUD.all = ~0x000001FF; //GPIOs 160-168 + EDIS; + } + + // + // GPIO_EnableUnbondedIOPullups - InitSysCtrl would call this function + // this takes care of enabling IO pullups. + // + void GPIO_EnableUnbondedIOPullups() + { + // + //bits 8-10 have pin count + // + unsigned char pin_count = (DevCfgRegs.PARTIDL.bit.PIN_COUNT) ; + + // + //6 = 176 pin + //7 = 337 pin + // + if (pin_count == 6) + { + GPIO_EnableUnbondedIOPullupsFor176Pin(); + } + else + { + //do nothing - this is 337 pin package + } + } + +#endif //CPU1 + +// +// GPIO_ReadPin - Read the GPyDAT register bit for the specified pin. Note that +// this returns the actual state of the pin, not the state of +// the output latch. +// +Uint16 GPIO_ReadPin(Uint16 gpioNumber) +{ + volatile Uint32 *gpioDataReg; + Uint16 pinVal; + + gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (gpioNumber/32)*GPY_DATA_OFFSET; + pinVal = (gpioDataReg[GPYDAT] >> (gpioNumber % 32)) & 0x1; + + return pinVal; +} + +// +// GPIO_WritePin - Set the GPyDAT register bit for the specified pin. +// +void GPIO_WritePin(Uint16 gpioNumber, Uint16 outVal) +{ + volatile Uint32 *gpioDataReg; + Uint32 pinMask; + + gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (gpioNumber/32)*GPY_DATA_OFFSET; + pinMask = 1UL << (gpioNumber % 32); + + if (outVal == 0) + { + gpioDataReg[GPYCLEAR] = pinMask; + } + else + { + gpioDataReg[GPYSET] = pinMask; + } +} + +// +// End of file +// diff --git a/i2c_ex1_master/f2838x_headers_nonBIOS_cpu1.cmd b/i2c_ex1_master/f2838x_headers_nonBIOS_cpu1.cmd new file mode 100644 index 0000000..475a56a --- /dev/null +++ b/i2c_ex1_master/f2838x_headers_nonBIOS_cpu1.cmd @@ -0,0 +1,388 @@ +MEMORY +{ + PAGE 0: /* Program Memory */ + PAGE 1: /* Data Memory */ + ACCESSPROTECTION : origin = 0x0005F500, length = 0x00000040 + ADCA : origin = 0x00007400, length = 0x00000080 + ADCB : origin = 0x00007480, length = 0x00000080 + ADCC : origin = 0x00007500, length = 0x00000080 + ADCD : origin = 0x00007580, length = 0x00000080 + ADCARESULT : origin = 0x00000B00, length = 0x00000018 + ADCBRESULT : origin = 0x00000B20, length = 0x00000018 + ADCCRESULT : origin = 0x00000B40, length = 0x00000018 + ADCDRESULT : origin = 0x00000B60, length = 0x00000018 + ANALOGSUBSYS : origin = 0x0005D700, length = 0x00000100 + BGCRCCPU : origin = 0x00006340, length = 0x00000040 + BGCRCCLA1 : origin = 0x00006380, length = 0x00000040 + CANA : origin = 0x00048000, length = 0x00000200 + CANB : origin = 0x0004A000, length = 0x00000200 + CLA1 : origin = 0x00001400, length = 0x00000080 + CLB1DATAEXCH : origin = 0x00003180, length = 0x00000080 + CLB2DATAEXCH : origin = 0x00003380, length = 0x00000080 + CLB3DATAEXCH : origin = 0x00003580, length = 0x00000080 + CLB4DATAEXCH : origin = 0x00003780, length = 0x00000080 + CLB5DATAEXCH : origin = 0x00003980, length = 0x00000080 + CLB6DATAEXCH : origin = 0x00003B80, length = 0x00000080 + CLB7DATAEXCH : origin = 0x00003D80, length = 0x00000080 + CLB8DATAEXCH : origin = 0x00003F80, length = 0x00000080 + CLB1LOGICCFG : origin = 0x00003000, length = 0x00000052 + CLB2LOGICCFG : origin = 0x00003200, length = 0x00000052 + CLB3LOGICCFG : origin = 0x00003400, length = 0x00000052 + CLB4LOGICCFG : origin = 0x00003600, length = 0x00000052 + CLB5LOGICCFG : origin = 0x00003800, length = 0x00000052 + CLB6LOGICCFG : origin = 0x00003A00, length = 0x00000052 + CLB7LOGICCFG : origin = 0x00003C00, length = 0x00000052 + CLB8LOGICCFG : origin = 0x00003E00, length = 0x00000052 + CLB1LOGICCTRL : origin = 0x00003100, length = 0x00000040 + CLB2LOGICCTRL : origin = 0x00003300, length = 0x00000040 + CLB3LOGICCTRL : origin = 0x00003500, length = 0x00000040 + CLB4LOGICCTRL : origin = 0x00003700, length = 0x00000040 + CLB5LOGICCTRL : origin = 0x00003900, length = 0x00000040 + CLB6LOGICCTRL : origin = 0x00003B00, length = 0x00000040 + CLB7LOGICCTRL : origin = 0x00003D00, length = 0x00000040 + CLB8LOGICCTRL : origin = 0x00003F00, length = 0x00000040 + CLBXBAR : origin = 0x00007A40, length = 0x00000040 + CLKCFG : origin = 0x0005D200, length = 0x00000100 + CMPSS1 : origin = 0x00005C80, length = 0x00000020 + CMPSS2 : origin = 0x00005CA0, length = 0x00000020 + CMPSS3 : origin = 0x00005CC0, length = 0x00000020 + CMPSS4 : origin = 0x00005CE0, length = 0x00000020 + CMPSS5 : origin = 0x00005D00, length = 0x00000020 + CMPSS6 : origin = 0x00005D20, length = 0x00000020 + CMPSS7 : origin = 0x00005D40, length = 0x00000020 + CMPSS8 : origin = 0x00005D60, length = 0x00000020 + CMCONF : origin = 0x0005DC00, length = 0x00000400 + CPU1TOCMIPC : origin = 0x0005CE40, length = 0x00000026 + CPU1TOCPU2IPC : origin = 0x0005CE00, length = 0x00000026 + SYSPERIPHAC : origin = 0x0005D500, length = 0x00000200 + CPUTIMER0 : origin = 0x00000C00, length = 0x00000008 + CPUTIMER1 : origin = 0x00000C08, length = 0x00000008 + CPUTIMER2 : origin = 0x00000C10, length = 0x00000008 + CPUSYS : origin = 0x0005D300, length = 0x000000A0 + DACA : origin = 0x00005C00, length = 0x00000008 + DACB : origin = 0x00005C10, length = 0x00000008 + DACC : origin = 0x00005C20, length = 0x00000008 + DCC0 : origin = 0x0005E700, length = 0x00000038 + DCC1 : origin = 0x0005E740, length = 0x00000038 + DCC2 : origin = 0x0005E780, length = 0x00000038 + DCSMCOMMON : origin = 0x0005F0C0, length = 0x00000020 + DCSMZ1OTP : origin = 0x00078000, length = 0x00000020 + DCSMZ1 : origin = 0x0005F000, length = 0x0000003E + DCSMZ2OTP : origin = 0x00078200, length = 0x00000020 + DCSMZ2 : origin = 0x0005F080, length = 0x0000003E + DEVCFG : origin = 0x0005D000, length = 0x000001A0 + DMACLASRCSEL : origin = 0x00007980, length = 0x0000001A + DMA : origin = 0x00001000, length = 0x00000200 + ECAP1 : origin = 0x00005200, length = 0x00000020 + ECAP2 : origin = 0x00005240, length = 0x00000020 + ECAP3 : origin = 0x00005280, length = 0x00000020 + ECAP4 : origin = 0x000052C0, length = 0x00000020 + ECAP5 : origin = 0x00005300, length = 0x00000020 + ECAP6 : origin = 0x00005340, length = 0x00000020 + ECAP7 : origin = 0x00005380, length = 0x00000020 + EMIF1CONFIG : origin = 0x0005F4C0, length = 0x00000020 + EMIF2CONFIG : origin = 0x0005F4E0, length = 0x00000020 + EMIF1 : origin = 0x00047000, length = 0x00000070 + EMIF2 : origin = 0x00047800, length = 0x00000070 + EPWM1 : origin = 0x00004000, length = 0x00000100 + EPWM2 : origin = 0x00004100, length = 0x00000100 + EPWM3 : origin = 0x00004200, length = 0x00000100 + EPWM4 : origin = 0x00004300, length = 0x00000100 + EPWM5 : origin = 0x00004400, length = 0x00000100 + EPWM6 : origin = 0x00004500, length = 0x00000100 + EPWM7 : origin = 0x00004600, length = 0x00000100 + EPWM8 : origin = 0x00004700, length = 0x00000100 + EPWM9 : origin = 0x00004800, length = 0x00000100 + EPWM10 : origin = 0x00004900, length = 0x00000100 + EPWM11 : origin = 0x00004A00, length = 0x00000100 + EPWM12 : origin = 0x00004B00, length = 0x00000100 + EPWM13 : origin = 0x00004C00, length = 0x00000100 + EPWM14 : origin = 0x00004D00, length = 0x00000100 + EPWM15 : origin = 0x00004E00, length = 0x00000100 + EPWM16 : origin = 0x00004F00, length = 0x00000100 + EPWMXBAR : origin = 0x00007A00, length = 0x00000040 + EQEP1 : origin = 0x00005100, length = 0x00000040 + EQEP2 : origin = 0x00005140, length = 0x00000040 + EQEP3 : origin = 0x00005180, length = 0x00000040 + ERADCOUNTER1 : origin = 0x0005E980, length = 0x00000010 + ERADCOUNTER2 : origin = 0x0005E990, length = 0x00000010 + ERADCOUNTER3 : origin = 0x0005E9A0, length = 0x00000010 + ERADCOUNTER4 : origin = 0x0005E9B0, length = 0x00000010 + ERADCRCGLOBAL : origin = 0x0005EA00, length = 0x00000010 + ERADCRC1 : origin = 0x0005EA10, length = 0x00000010 + ERADCRC2 : origin = 0x0005EA20, length = 0x00000010 + ERADCRC3 : origin = 0x0005EA30, length = 0x00000010 + ERADCRC4 : origin = 0x0005EA40, length = 0x00000010 + ERADCRC5 : origin = 0x0005EA50, length = 0x00000010 + ERADCRC6 : origin = 0x0005EA60, length = 0x00000010 + ERADCRC7 : origin = 0x0005EA70, length = 0x00000010 + ERADCRC8 : origin = 0x0005EA80, length = 0x00000010 + ERADGLOBAL : origin = 0x0005E800, length = 0x00000014 + ERADHWBP1 : origin = 0x0005E900, length = 0x00000008 + ERADHWBP2 : origin = 0x0005E908, length = 0x00000008 + ERADHWBP3 : origin = 0x0005E910, length = 0x00000008 + ERADHWBP4 : origin = 0x0005E918, length = 0x00000008 + ERADHWBP5 : origin = 0x0005E920, length = 0x00000008 + ERADHWBP6 : origin = 0x0005E928, length = 0x00000008 + ERADHWBP7 : origin = 0x0005E930, length = 0x00000008 + ERADHWBP8 : origin = 0x0005E938, length = 0x00000008 + ESCSSCONFIG : origin = 0x00057F00, length = 0x00000016 + ESCSS : origin = 0x00057E00, length = 0x00000024 + FLASH0CTRL : origin = 0x0005F800, length = 0x00000182 + FLASH0ECC : origin = 0x0005FB00, length = 0x00000028 + FSIRXA : origin = 0x00006680, length = 0x00000050 + FSIRXB : origin = 0x00006780, length = 0x00000050 + FSIRXC : origin = 0x00006880, length = 0x00000050 + FSIRXD : origin = 0x00006980, length = 0x00000050 + FSIRXE : origin = 0x00006A80, length = 0x00000050 + FSIRXF : origin = 0x00006B80, length = 0x00000050 + FSIRXG : origin = 0x00006C80, length = 0x00000050 + FSIRXH : origin = 0x00006D80, length = 0x00000050 + FSITXA : origin = 0x00006600, length = 0x00000050 + FSITXB : origin = 0x00006700, length = 0x00000050 + GPIOCTRL : origin = 0x00007C00, length = 0x00000200 + GPIODATAREAD : origin = 0x00007F80, length = 0x00000010 + GPIODATA : origin = 0x00007F00, length = 0x00000040 + HRCAP6 : origin = 0x00005360, length = 0x00000020 + HRCAP7 : origin = 0x000053A0, length = 0x00000020 + I2CA : origin = 0x00007300, length = 0x00000022 + I2CB : origin = 0x00007340, length = 0x00000022 + INPUTXBAR : origin = 0x00007900, length = 0x00000020 + CLBINPUTXBAR : origin = 0x00007960, length = 0x00000020 + MCANASS : origin = 0x0005C400, length = 0x0000002C + MCANAERR : origin = 0x0005C800, length = 0x00000210 + MCANA : origin = 0x0005C600, length = 0x00000100 + MEMORYERROR : origin = 0x0005F540, length = 0x00000040 + MEMCFG : origin = 0x0005F400, length = 0x000000C0 + MCBSPA : origin = 0x00006000, length = 0x00000024 + MCBSPB : origin = 0x00006040, length = 0x00000024 + NMIINTRUPT : origin = 0x00007060, length = 0x00000010 + OUTPUTXBAR : origin = 0x00007A80, length = 0x00000040 + CLBOUTPUTXBAR : origin = 0x00007BC0, length = 0x00000040 + PIECTRL : origin = 0x00000CE0, length = 0x0000001A + PIEVECTTABLE : origin = 0x00000D00, length = 0x00000200 + PMBUSA : origin = 0x00006400, length = 0x00000020 + ROMPREFETCH : origin = 0x0005F588, length = 0x00000008 + ROMWAITSTATE : origin = 0x0005F580, length = 0x00000008 + SCIA : origin = 0x00007200, length = 0x00000010 + SCIB : origin = 0x00007210, length = 0x00000010 + SCIC : origin = 0x00007220, length = 0x00000010 + SCID : origin = 0x00007230, length = 0x00000010 + SDFM1 : origin = 0x00005E00, length = 0x00000080 + SDFM2 : origin = 0x00005E80, length = 0x00000080 + SPIA : origin = 0x00006100, length = 0x00000010 + SPIB : origin = 0x00006110, length = 0x00000010 + SPIC : origin = 0x00006120, length = 0x00000010 + SPID : origin = 0x00006130, length = 0x00000010 + SYNCSOC : origin = 0x00007940, length = 0x00000006 + SYSSTATUS : origin = 0x0005D400, length = 0x00000100 + TESTERROR : origin = 0x0005F590, length = 0x00000010 + WD : origin = 0x00007000, length = 0x0000002C + XBAR : origin = 0x00007920, length = 0x00000020 + XINT : origin = 0x00007070, length = 0x0000000C + +} + + +SECTIONS +{ +/*** PIE Vect Table and Boot ROM Variables Structures ***/ +UNION run = PIEVECTTABLE +{ + PieVectTableFile + GROUP + { + EmuKeyVar + EmuBModeVar + EmuBootPinsVar + FlashCallbackVar + FlashScalingVar + } +} + + AccessProtectionRegsFile : > ACCESSPROTECTION, type=NOINIT + AdcaRegsFile : > ADCA, type=NOINIT + AdcbRegsFile : > ADCB, type=NOINIT + AdccRegsFile : > ADCC, type=NOINIT + AdcdRegsFile : > ADCD, type=NOINIT + AdcaResultRegsFile : > ADCARESULT, type=NOINIT + AdcbResultRegsFile : > ADCBRESULT, type=NOINIT + AdccResultRegsFile : > ADCCRESULT, type=NOINIT + AdcdResultRegsFile : > ADCDRESULT, type=NOINIT + AnalogSubsysRegsFile : > ANALOGSUBSYS, type=NOINIT + BgcrcCpuRegsFile : > BGCRCCPU, type=NOINIT + BgcrcCla1RegsFile : > BGCRCCLA1, type=NOINIT + CanaRegsFile : > CANA, type=NOINIT + CanbRegsFile : > CANB, type=NOINIT + Cla1RegsFile : > CLA1, type=NOINIT + Clb1DataExchRegsFile : > CLB1DATAEXCH, type=NOINIT + Clb2DataExchRegsFile : > CLB2DATAEXCH, type=NOINIT + Clb3DataExchRegsFile : > CLB3DATAEXCH, type=NOINIT + Clb4DataExchRegsFile : > CLB4DATAEXCH, type=NOINIT + Clb5DataExchRegsFile : > CLB5DATAEXCH, type=NOINIT + Clb6DataExchRegsFile : > CLB6DATAEXCH, type=NOINIT + Clb7DataExchRegsFile : > CLB7DATAEXCH, type=NOINIT + Clb8DataExchRegsFile : > CLB8DATAEXCH, type=NOINIT + Clb1LogicCfgRegsFile : > CLB1LOGICCFG, type=NOINIT + Clb2LogicCfgRegsFile : > CLB2LOGICCFG, type=NOINIT + Clb3LogicCfgRegsFile : > CLB3LOGICCFG, type=NOINIT + Clb4LogicCfgRegsFile : > CLB4LOGICCFG, type=NOINIT + Clb5LogicCfgRegsFile : > CLB5LOGICCFG, type=NOINIT + Clb6LogicCfgRegsFile : > CLB6LOGICCFG, type=NOINIT + Clb7LogicCfgRegsFile : > CLB7LOGICCFG, type=NOINIT + Clb8LogicCfgRegsFile : > CLB8LOGICCFG, type=NOINIT + Clb1LogicCtrlRegsFile : > CLB1LOGICCTRL, type=NOINIT + Clb2LogicCtrlRegsFile : > CLB2LOGICCTRL, type=NOINIT + Clb3LogicCtrlRegsFile : > CLB3LOGICCTRL, type=NOINIT + Clb4LogicCtrlRegsFile : > CLB4LOGICCTRL, type=NOINIT + Clb5LogicCtrlRegsFile : > CLB5LOGICCTRL, type=NOINIT + Clb6LogicCtrlRegsFile : > CLB6LOGICCTRL, type=NOINIT + Clb7LogicCtrlRegsFile : > CLB7LOGICCTRL, type=NOINIT + Clb8LogicCtrlRegsFile : > CLB8LOGICCTRL, type=NOINIT + CLBXbarRegsFile : > CLBXBAR, type=NOINIT + ClkCfgRegsFile : > CLKCFG, type=NOINIT + Cmpss1RegsFile : > CMPSS1, type=NOINIT + Cmpss2RegsFile : > CMPSS2, type=NOINIT + Cmpss3RegsFile : > CMPSS3, type=NOINIT + Cmpss4RegsFile : > CMPSS4, type=NOINIT + Cmpss5RegsFile : > CMPSS5, type=NOINIT + Cmpss6RegsFile : > CMPSS6, type=NOINIT + Cmpss7RegsFile : > CMPSS7, type=NOINIT + Cmpss8RegsFile : > CMPSS8, type=NOINIT + CmConfRegsFile : > CMCONF, type=NOINIT + Cpu1toCmIpcRegsFile : > CPU1TOCMIPC, type=NOINIT + Cpu1toCpu2IpcRegsFile : > CPU1TOCPU2IPC, type=NOINIT + SysPeriphAcRegsFile : > SYSPERIPHAC, type=NOINIT + CpuTimer0RegsFile : > CPUTIMER0, type=NOINIT + CpuTimer1RegsFile : > CPUTIMER1, type=NOINIT + CpuTimer2RegsFile : > CPUTIMER2, type=NOINIT + CpuSysRegsFile : > CPUSYS, type=NOINIT + DacaRegsFile : > DACA, type=NOINIT + DacbRegsFile : > DACB, type=NOINIT + DaccRegsFile : > DACC, type=NOINIT + Dcc0RegsFile : > DCC0, type=NOINIT + Dcc1RegsFile : > DCC1, type=NOINIT + Dcc2RegsFile : > DCC2, type=NOINIT + DcsmCommonRegsFile : > DCSMCOMMON, type=NOINIT + DcsmZ1OtpRegsFile : > DCSMZ1OTP, type=NOINIT + DcsmZ1RegsFile : > DCSMZ1, type=NOINIT + DcsmZ2OtpRegsFile : > DCSMZ2OTP, type=NOINIT + DcsmZ2RegsFile : > DCSMZ2, type=NOINIT + DevCfgRegsFile : > DEVCFG, type=NOINIT + DmaClaSrcSelRegsFile : > DMACLASRCSEL, type=NOINIT + DmaRegsFile : > DMA, type=NOINIT + ECap1RegsFile : > ECAP1, type=NOINIT + ECap2RegsFile : > ECAP2, type=NOINIT + ECap3RegsFile : > ECAP3, type=NOINIT + ECap4RegsFile : > ECAP4, type=NOINIT + ECap5RegsFile : > ECAP5, type=NOINIT + ECap6RegsFile : > ECAP6, type=NOINIT + ECap7RegsFile : > ECAP7, type=NOINIT + Emif1ConfigRegsFile : > EMIF1CONFIG, type=NOINIT + Emif2ConfigRegsFile : > EMIF2CONFIG, type=NOINIT + Emif1RegsFile : > EMIF1, type=NOINIT + Emif2RegsFile : > EMIF2, type=NOINIT + EPwm1RegsFile : > EPWM1, type=NOINIT + EPwm2RegsFile : > EPWM2, type=NOINIT + EPwm3RegsFile : > EPWM3, type=NOINIT + EPwm4RegsFile : > EPWM4, type=NOINIT + EPwm5RegsFile : > EPWM5, type=NOINIT + EPwm6RegsFile : > EPWM6, type=NOINIT + EPwm7RegsFile : > EPWM7, type=NOINIT + EPwm8RegsFile : > EPWM8, type=NOINIT + EPwm9RegsFile : > EPWM9, type=NOINIT + EPwm10RegsFile : > EPWM10, type=NOINIT + EPwm11RegsFile : > EPWM11, type=NOINIT + EPwm12RegsFile : > EPWM12, type=NOINIT + EPwm13RegsFile : > EPWM13, type=NOINIT + EPwm14RegsFile : > EPWM14, type=NOINIT + EPwm15RegsFile : > EPWM15, type=NOINIT + EPwm16RegsFile : > EPWM16, type=NOINIT + EPwmXbarRegsFile : > EPWMXBAR, type=NOINIT + EQep1RegsFile : > EQEP1, type=NOINIT + EQep2RegsFile : > EQEP2, type=NOINIT + EQep3RegsFile : > EQEP3, type=NOINIT + EradCounter1RegsFile : > ERADCOUNTER1, type=NOINIT + EradCounter2RegsFile : > ERADCOUNTER2, type=NOINIT + EradCounter3RegsFile : > ERADCOUNTER3, type=NOINIT + EradCounter4RegsFile : > ERADCOUNTER4, type=NOINIT + EradCRCGlobalRegsFile : > ERADCRCGLOBAL, type=NOINIT + EradCRC1RegsFile : > ERADCRC1, type=NOINIT + EradCRC2RegsFile : > ERADCRC2, type=NOINIT + EradCRC3RegsFile : > ERADCRC3, type=NOINIT + EradCRC4RegsFile : > ERADCRC4, type=NOINIT + EradCRC5RegsFile : > ERADCRC5, type=NOINIT + EradCRC6RegsFile : > ERADCRC6, type=NOINIT + EradCRC7RegsFile : > ERADCRC7, type=NOINIT + EradCRC8RegsFile : > ERADCRC8, type=NOINIT + EradGlobalRegsFile : > ERADGLOBAL, type=NOINIT + EradHWBP1RegsFile : > ERADHWBP1, type=NOINIT + EradHWBP2RegsFile : > ERADHWBP2, type=NOINIT + EradHWBP3RegsFile : > ERADHWBP3, type=NOINIT + EradHWBP4RegsFile : > ERADHWBP4, type=NOINIT + EradHWBP5RegsFile : > ERADHWBP5, type=NOINIT + EradHWBP6RegsFile : > ERADHWBP6, type=NOINIT + EradHWBP7RegsFile : > ERADHWBP7, type=NOINIT + EradHWBP8RegsFile : > ERADHWBP8, type=NOINIT + EscssConfigRegsFile : > ESCSSCONFIG, type=NOINIT + EscssRegsFile : > ESCSS, type=NOINIT + Flash0CtrlRegsFile : > FLASH0CTRL, type=NOINIT + Flash0EccRegsFile : > FLASH0ECC, type=NOINIT + FsiRxaRegsFile : > FSIRXA, type=NOINIT + FsiRxbRegsFile : > FSIRXB, type=NOINIT + FsiRxcRegsFile : > FSIRXC, type=NOINIT + FsiRxdRegsFile : > FSIRXD, type=NOINIT + FsiRxeRegsFile : > FSIRXE, type=NOINIT + FsiRxfRegsFile : > FSIRXF, type=NOINIT + FsiRxgRegsFile : > FSIRXG, type=NOINIT + FsiRxhRegsFile : > FSIRXH, type=NOINIT + FsiTxaRegsFile : > FSITXA, type=NOINIT + FsiTxbRegsFile : > FSITXB, type=NOINIT + GpioCtrlRegsFile : > GPIOCTRL, type=NOINIT + GpioDataReadRegsFile : > GPIODATAREAD, type=NOINIT + GpioDataRegsFile : > GPIODATA, type=NOINIT + HRCap6RegsFile : > HRCAP6, type=NOINIT + HRCap7RegsFile : > HRCAP7, type=NOINIT + I2caRegsFile : > I2CA, type=NOINIT + I2cbRegsFile : > I2CB, type=NOINIT + InputXbarRegsFile : > INPUTXBAR, type=NOINIT + ClbInputXbarRegsFile : > CLBINPUTXBAR, type=NOINIT + McanaSsRegsFile : > MCANASS, type=NOINIT + McanaErrRegsFile : > MCANAERR, type=NOINIT + McanaRegsFile : > MCANA, type=NOINIT + MemoryErrorRegsFile : > MEMORYERROR, type=NOINIT + MemCfgRegsFile : > MEMCFG, type=NOINIT + McbspaRegsFile : > MCBSPA, type=NOINIT + McbspbRegsFile : > MCBSPB, type=NOINIT + NmiIntruptRegsFile : > NMIINTRUPT, type=NOINIT + OutputXbarRegsFile : > OUTPUTXBAR, type=NOINIT + ClbOutputXbarRegsFile : > CLBOUTPUTXBAR, type=NOINIT + PieCtrlRegsFile : > PIECTRL, type=NOINIT + PieVectTableFile : > PIEVECTTABLE, type=NOINIT + PmbusaRegsFile : > PMBUSA, type=NOINIT + RomPrefetchRegsFile : > ROMPREFETCH, type=NOINIT + RomWaitStateRegsFile : > ROMWAITSTATE, type=NOINIT + SciaRegsFile : > SCIA, type=NOINIT + ScibRegsFile : > SCIB, type=NOINIT + ScicRegsFile : > SCIC, type=NOINIT + ScidRegsFile : > SCID, type=NOINIT + Sdfm1RegsFile : > SDFM1, type=NOINIT + Sdfm2RegsFile : > SDFM2, type=NOINIT + SpiaRegsFile : > SPIA, type=NOINIT + SpibRegsFile : > SPIB, type=NOINIT + SpicRegsFile : > SPIC, type=NOINIT + SpidRegsFile : > SPID, type=NOINIT + SyncSocRegsFile : > SYNCSOC, type=NOINIT + SysStatusRegsFile : > SYSSTATUS, type=NOINIT + TestErrorRegsFile : > TESTERROR, type=NOINIT + WdRegsFile : > WD, type=NOINIT + XbarRegsFile : > XBAR, type=NOINIT + XintRegsFile : > XINT, type=NOINIT +} + +/* +//=========================================================================== +// End of file. +//=========================================================================== +*/ + diff --git a/i2c_ex1_master/f2838x_piectrl.c b/i2c_ex1_master/f2838x_piectrl.c new file mode 100644 index 0000000..3fbd8a5 --- /dev/null +++ b/i2c_ex1_master/f2838x_piectrl.c @@ -0,0 +1,121 @@ +//########################################################################### +// +// FILE: f2838x_piectrl.c +// +// TITLE: F2838x Device PIE Control Register Initialization Functions. +// +//########################################################################### +// +// +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" // F2838x Headerfile Include File +#include "f2838x_examples.h" // F2838x Examples Include File + +// +// InitPieCtrl - This function initializes the PIE control registers to a +// known state. +// +void InitPieCtrl(void) +{ + // + // Disable Interrupts at the CPU level: + // + DINT; + + // + // Disable the PIE + // + PieCtrlRegs.PIECTRL.bit.ENPIE = 0; + + // + // Clear all PIEIER registers: + // + PieCtrlRegs.PIEIER1.all = 0; + PieCtrlRegs.PIEIER2.all = 0; + PieCtrlRegs.PIEIER3.all = 0; + PieCtrlRegs.PIEIER4.all = 0; + PieCtrlRegs.PIEIER5.all = 0; + PieCtrlRegs.PIEIER6.all = 0; + PieCtrlRegs.PIEIER7.all = 0; + PieCtrlRegs.PIEIER8.all = 0; + PieCtrlRegs.PIEIER9.all = 0; + PieCtrlRegs.PIEIER10.all = 0; + PieCtrlRegs.PIEIER11.all = 0; + PieCtrlRegs.PIEIER12.all = 0; + + // + // Clear all PIEIFR registers: + // + PieCtrlRegs.PIEIFR1.all = 0; + PieCtrlRegs.PIEIFR2.all = 0; + PieCtrlRegs.PIEIFR3.all = 0; + PieCtrlRegs.PIEIFR4.all = 0; + PieCtrlRegs.PIEIFR5.all = 0; + PieCtrlRegs.PIEIFR6.all = 0; + PieCtrlRegs.PIEIFR7.all = 0; + PieCtrlRegs.PIEIFR8.all = 0; + PieCtrlRegs.PIEIFR9.all = 0; + PieCtrlRegs.PIEIFR10.all = 0; + PieCtrlRegs.PIEIFR11.all = 0; + PieCtrlRegs.PIEIFR12.all = 0; +} + +// +// EnableInterrupts - This function enables the PIE module and CPU __interrupts +// +void EnableInterrupts() +{ + // + // Enable the PIE + // + PieCtrlRegs.PIECTRL.bit.ENPIE = 1; + + // + // Enables PIE to drive a pulse into the CPU + // + PieCtrlRegs.PIEACK.all = 0xFFFF; + + // + // Enable Interrupts at the CPU level + // + EINT; +} + +// +// End of file +// diff --git a/i2c_ex1_master/f2838x_pievect.c b/i2c_ex1_master/f2838x_pievect.c new file mode 100644 index 0000000..5f0d7cb --- /dev/null +++ b/i2c_ex1_master/f2838x_pievect.c @@ -0,0 +1,309 @@ +//########################################################################### +// +// FILE: f2838x_pievect.c +// +// TITLE: f2838x Device PIE Vector Initialization Functions +// +//########################################################################### +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" // f2838x Header File Include File +#include "f2838x_examples.h" // f2838x Examples Include File + +// +// Globals +// +const struct PIE_VECT_TABLE PieVectTableInit = { + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + PIE_RESERVED_ISR, // Reserved + TIMER1_ISR, // CPU Timer 1 Interrupt + TIMER2_ISR, // CPU Timer 2 Interrupt + DATALOG_ISR, // Datalogging Interrupt + RTOS_ISR, // RTOS Interrupt + EMU_ISR, // Emulation Interrupt + NMI_ISR, // Non-Maskable Interrupt + ILLEGAL_ISR, // Illegal Operation Trap + USER1_ISR, // User Defined Trap 1 + USER2_ISR, // User Defined Trap 2 + USER3_ISR, // User Defined Trap 3 + USER4_ISR, // User Defined Trap 4 + USER5_ISR, // User Defined Trap 5 + USER6_ISR, // User Defined Trap 6 + USER7_ISR, // User Defined Trap 7 + USER8_ISR, // User Defined Trap 8 + USER9_ISR, // User Defined Trap 9 + USER10_ISR, // User Defined Trap 10 + USER11_ISR, // User Defined Trap 11 + USER12_ISR, // User Defined Trap 12 + ADCA1_ISR, // 1.1 - ADCA Interrupt 1 + ADCB1_ISR, // 1.2 - ADCB Interrupt 1 + ADCC1_ISR, // 1.3 - ADCC Interrupt 1 + XINT1_ISR, // 1.4 - XINT1 Interrupt + XINT2_ISR, // 1.5 - XINT2 Interrupt + ADCD1_ISR, // 1.6 - ADCD Interrupt 1 + TIMER0_ISR, // 1.7 - Timer 0 Interrupt + WAKE_ISR, // 1.8 - Standby and Halt Wakeup Interrupt + EPWM1_TZ_ISR, // 2.1 - ePWM1 Trip Zone Interrupt + EPWM2_TZ_ISR, // 2.2 - ePWM2 Trip Zone Interrupt + EPWM3_TZ_ISR, // 2.3 - ePWM3 Trip Zone Interrupt + EPWM4_TZ_ISR, // 2.4 - ePWM4 Trip Zone Interrupt + EPWM5_TZ_ISR, // 2.5 - ePWM5 Trip Zone Interrupt + EPWM6_TZ_ISR, // 2.6 - ePWM6 Trip Zone Interrupt + EPWM7_TZ_ISR, // 2.7 - ePWM7 Trip Zone Interrupt + EPWM8_TZ_ISR, // 2.8 - ePWM8 Trip Zone Interrupt + EPWM1_ISR, // 3.1 - ePWM1 Interrupt + EPWM2_ISR, // 3.2 - ePWM2 Interrupt + EPWM3_ISR, // 3.3 - ePWM3 Interrupt + EPWM4_ISR, // 3.4 - ePWM4 Interrupt + EPWM5_ISR, // 3.5 - ePWM5 Interrupt + EPWM6_ISR, // 3.6 - ePWM6 Interrupt + EPWM7_ISR, // 3.7 - ePWM7 Interrupt + EPWM8_ISR, // 3.8 - ePWM8 Interrupt + ECAP1_ISR, // 4.1 - eCAP1 Interrupt + ECAP2_ISR, // 4.2 - eCAP2 Interrupt + ECAP3_ISR, // 4.3 - eCAP3 Interrupt + ECAP4_ISR, // 4.4 - eCAP4 Interrupt + ECAP5_ISR, // 4.5 - eCAP5 Interrupt + ECAP6_ISR, // 4.6 - eCAP6 Interrupt + ECAP7_ISR, // 4.7 - eCAP7 Interrupt + PIE_RESERVED_ISR, // 4.8 - Reserved + EQEP1_ISR, // 5.1 - eQEP1 Interrupt + EQEP2_ISR, // 5.2 - eQEP2 Interrupt + EQEP3_ISR, // 5.3 - eQEP3 Interrupt + PIE_RESERVED_ISR, // 5.4 - Reserved + CLB1_ISR, // 5.5 - CLB1 (Reconfigurable Logic) Interrupt + CLB2_ISR, // 5.6 - CLB2 (Reconfigurable Logic) Interrupt + CLB3_ISR, // 5.7 - CLB3 (Reconfigurable Logic) Interrupt + CLB4_ISR, // 5.8 - CLB4 (Reconfigurable Logic) Interrupt + SPIA_RX_ISR, // 6.1 - SPIA Receive Interrupt + SPIA_TX_ISR, // 6.2 - SPIA Transmit Interrupt + SPIB_RX_ISR, // 6.3 - SPIB Receive Interrupt + SPIB_TX_ISR, // 6.4 - SPIB Transmit Interrupt + MCBSPA_RX_ISR, // 6.5 - McBSPA Receive Interrupt + MCBSPA_TX_ISR, // 6.6 - McBSPA Transmit Interrupt + MCBSPB_RX_ISR, // 6.7 - McBSPB Receive Interrupt + MCBSPB_TX_ISR, // 6.8 - McBSPB Transmit Interrupt + DMA_CH1_ISR, // 7.1 - DMA Channel 1 Interrupt + DMA_CH2_ISR, // 7.2 - DMA Channel 2 Interrupt + DMA_CH3_ISR, // 7.3 - DMA Channel 3 Interrupt + DMA_CH4_ISR, // 7.4 - DMA Channel 4 Interrupt + DMA_CH5_ISR, // 7.5 - DMA Channel 5 Interrupt + DMA_CH6_ISR, // 7.6 - DMA Channel 6 Interrupt + PIE_RESERVED_ISR, // 7.7 - Reserved + PIE_RESERVED_ISR, // 7.8 - Reserved + I2CA_ISR, // 8.1 - I2CA Interrupt 1 + I2CA_FIFO_ISR, // 8.2 - I2CA Interrupt 2 + I2CB_ISR, // 8.3 - I2CB Interrupt 1 + I2CB_FIFO_ISR, // 8.4 - I2CB Interrupt 2 + SCIC_RX_ISR, // 8.5 - SCIC Receive Interrupt + SCIC_TX_ISR, // 8.6 - SCIC Transmit Interrupt + SCID_RX_ISR, // 8.7 - SCID Receive Interrupt + SCID_TX_ISR, // 8.8 - SCID Transmit Interrupt + SCIA_RX_ISR, // 9.1 - SCIA Receive Interrupt + SCIA_TX_ISR, // 9.2 - SCIA Transmit Interrupt + SCIB_RX_ISR, // 9.3 - SCIB Receive Interrupt + SCIB_TX_ISR, // 9.4 - SCIB Transmit Interrupt + CANA0_ISR, // 9.5 - CANA Interrupt 0 + CANA1_ISR, // 9.6 - CANA Interrupt 1 + CANB0_ISR, // 9.7 - CANB Interrupt 0 + CANB1_ISR, // 9.8 - CANB Interrupt 1 + ADCA_EVT_ISR, // 10.1 - ADCA Event Interrupt + ADCA2_ISR, // 10.2 - ADCA Interrupt 2 + ADCA3_ISR, // 10.3 - ADCA Interrupt 3 + ADCA4_ISR, // 10.4 - ADCA Interrupt 4 + ADCB_EVT_ISR, // 10.5 - ADCB Event Interrupt + ADCB2_ISR, // 10.6 - ADCB Interrupt 2 + ADCB3_ISR, // 10.7 - ADCB Interrupt 3 + ADCB4_ISR, // 10.8 - ADCB Interrupt 4 + CLA1_1_ISR, // 11.1 - CLA1 Interrupt 1 + CLA1_2_ISR, // 11.2 - CLA1 Interrupt 2 + CLA1_3_ISR, // 11.3 - CLA1 Interrupt 3 + CLA1_4_ISR, // 11.4 - CLA1 Interrupt 4 + CLA1_5_ISR, // 11.5 - CLA1 Interrupt 5 + CLA1_6_ISR, // 11.6 - CLA1 Interrupt 6 + CLA1_7_ISR, // 11.7 - CLA1 Interrupt 7 + CLA1_8_ISR, // 11.8 - CLA1 Interrupt 8 + XINT3_ISR, // 12.1 - XINT3 Interrupt + XINT4_ISR, // 12.2 - XINT4 Interrupt + XINT5_ISR, // 12.3 - XINT5 Interrupt + MPOST_ISR, // 12.4 - MPOST Interrupt + FMC_ISR, // 12.5 - Flash Wrapper Operation Done Interrupt + PIE_RESERVED_ISR, // 12.6 - Reserved + FPU_OFLOW_ISR, // 12.7 - FPU Overflow Interrupt + FPU_UFLOW_ISR, // 12.8 - FPU Underflow Interrupt + I2CA_HIGH_ISR, // 1.9 - I2CA Interrupt high priority + SYS_ERR_ISR, // 1.10 - System error interrupt + ECATSYNC0_ISR, // 1.11 - ETHERCAT SYNC0 interrupt + ECAT_ISR, // 1.12 - ETHERCAT main interrupt + CIPC0_ISR, // 1.13 - C28x CPU IPC interrupt 1 + CIPC1_ISR, // 1.14 - C28x CPU IPC interrupt 2 + CIPC2_ISR, // 1.15 - C28x CPU IPC interrupt 3 + CIPC3_ISR, // 1.16 - C28x CPU IPC interrupt 4 + EPWM9_TZ_ISR, // 2.9 - ePWM9 Trip Zone Interrupt + EPWM10_TZ_ISR, // 2.10 - ePWM10 Trip Zone Interrupt + EPWM11_TZ_ISR, // 2.11 - ePWM11 Trip Zone Interrupt + EPWM12_TZ_ISR, // 2.12 - ePWM12 Trip Zone Interrupt + EPWM13_TZ_ISR, // 2.13 - ePWM13 Trip Zone Interrupt + EPWM14_TZ_ISR, // 2.14 - ePWM14 Trip Zone Interrupt + EPWM15_TZ_ISR, // 2.15 - ePWM15 Trip Zone Interrupt + EPWM16_TZ_ISR, // 2.16 - ePWM16 Trip Zone Interrupt + EPWM9_ISR, // 3.9 - ePWM9 Interrupt + EPWM10_ISR, // 3.10 - ePWM10 Interrupt + EPWM11_ISR, // 3.11 - ePWM11 Interrupt + EPWM12_ISR, // 3.12 - ePWM12 Interrupt + EPWM13_ISR, // 3.13 - ePWM13 Interrupt + EPWM14_ISR, // 3.14 - ePWM14 Interrupt + EPWM15_ISR, // 3.15 - ePWM15 Interrupt + EPWM16_ISR, // 3.16 - ePWM16 Interrupt + FSITXA1_ISR, // 4.9 - FSIA Transmit interrupt 1 + FSITXA2_ISR, // 4.10 - FSIA Transmit interrupt 2 + FSITXB1_ISR, // 4.11 - FSIB Transmit interrupt 1 + FSITXB2_ISR, // 4.12 - FSIB Transmit interrupt 2 + FSIRXA1_ISR, // 4.13 - FSIA Receive interrupt 1 + FSIRXA2_ISR, // 4.14 - FSIA Receive interrupt 2 + FSIRXB1_ISR, // 4.15 - FSIB Receive interrupt 1 + FSIRXB2_ISR, // 4.16 - FSIB Receive interrupt 2 + SDFM1_ISR, // 5.9 - Sigma Delta Filter Module1 Interrupt + SDFM2_ISR, // 5.10 - Sigma Delta Filter Module2 Interrupt + ECATRST_ISR, // 5.11 - ETHERCAT Resetout Interrupt + ECATSYNC1_ISR, // 5.12 - ETHERCAT SYNC1 interrupt + SDFM1DR1_ISR, // 5.13 - Sigma Delta Filter Module1 Filter 1 Interrupt + SDFM1DR2_ISR, // 5.14 - Sigma Delta Filter Module1 Filter 2 Interrupt + SDFM1DR3_ISR, // 5.15 - Sigma Delta Filter Module1 Filter 3 Interrupt + SDFM1DR4_ISR, // 5.16 - Sigma Delta Filter Module1 Filter 4 Interrupt + SPIC_RX_ISR, // 6.9 - SPIC Receive Interrupt + SPIC_TX_ISR, // 6.10 - SPIC Transmit Interrupt + SPID_RX_ISR, // 6.11 - SPID Receive Interrupt + SPID_TX_ISR, // 6.12 - SPID Transmit Interrupt + SDFM2DR1_ISR, // 6.13 - Sigma Delta Filter Module2 Filter 1 Interrupt + SDFM2DR2_ISR, // 6.14 - Sigma Delta Filter Module2 Filter 2 Interrupt + SDFM2DR3_ISR, // 6.15 - Sigma Delta Filter Module2 Filter 3 Interrupt + SDFM2DR4_ISR, // 6.16 - Sigma Delta Filter Module2 Filter 4 Interrupt + FSIRXC1_ISR, // 7.9 - FSIC Receive interrupt 1 + FSIRXC2_ISR, // 7.10 - FSIC Receive interrupt 2 + FSIRXD1_ISR, // 7.11 - FSID Receive interrupt 1 + FSIRXD2_ISR, // 7.12 - FSID Receive interrupt 2 + FSIRXE1_ISR, // 7.13 - FSIE Receive interrupt 1 + FSIRXE2_ISR, // 7.14 - FSIE Receive interrupt 2 + FSIRXF1_ISR, // 7.15 - FSIF Receive interrupt 1 + FSIRXF2_ISR, // 7.16 - FSIF Receive interrupt 2 + FSIRXG1_ISR, // 8.9 - FSIG Receive interrupt 1 + FSIRXG2_ISR, // 8.10 - FSIG Receive interrupt 2 + FSIRXH1_ISR, // 8.11 - FSIH Receive interrupt 1 + FSIRXH2_ISR, // 8.12 - FSIH Receive interrupt 2 + CLB5_ISR, // 8.13 - CLB5 Interrupt + CLB6_ISR, // 8.14 - CLB6 Interrupt + CLB7_ISR, // 8.15 - CLB7 Interrupt + CLB8_ISR, // 8.16 - CLB8 Interrupt + MCANA_0_ISR, // 9.9 - MCAN Sub-System Interrupt 0 + MCANA_1_ISR, // 9.10 - MCAN Sub-System Interrupt 1 + MCANA_ECC_ISR, // 9.11 - MCAN Sub-System ECC error Interrupt + MCANA_WAKE_ISR, // 9.12 - MCAN Sub-System wakeup Interrupt + PMBUSA_ISR, // 9.13 - PMBUSA Interrupt + CM_STATUS_ISR, // 9.14 - CM Reset Status Interrupt + USBA_ISR, // 9.15 - USBA Interrupt + PIE_RESERVED_ISR, // 9.16 - Reserved + ADCC_EVT_ISR, // 10.9 - ADCC Event Interrupt + ADCC2_ISR, // 10.10 - ADCC Interrupt 2 + ADCC3_ISR, // 10.11 - ADCC Interrupt 3 + ADCC4_ISR, // 10.12 - ADCC Interrupt 4 + ADCD_EVT_ISR, // 10.13 - ADCD Event Interrupt + ADCD2_ISR, // 10.14 - ADCD Interrupt 2 + ADCD3_ISR, // 10.15 - ADCD Interrupt 3 + ADCD4_ISR, // 10.16 - ADCD Interrupt 4 + CMTOCPUXIPC0_ISR, // 11.9 - CM to CPU IPC Interrupt 0 + CMTOCPUXIPC1_ISR, // 11.10 - CM to CPU IPC Interrupt 1 + CMTOCPUXIPC2_ISR, // 11.11 - CM to CPU IPC Interrupt 2 + CMTOCPUXIPC3_ISR, // 11.12 - CM to CPU IPC Interrupt 3 + CMTOCPUXIPC4_ISR, // 11.13 - CM to CPU IPC Interrupt 4 + CMTOCPUXIPC5_ISR, // 11.14 - CM to CPU IPC Interrupt 5 + CMTOCPUXIPC6_ISR, // 11.15 - CM to CPU IPC Interrupt 6 + CMTOCPUXIPC7_ISR, // 11.16 - CM to CPU IPC Interrupt 7 + PIE_RESERVED_ISR, // 12.9 - Reserved + ECAP6_2_ISR, // 12.10 - eCAP6 Interrupt 2 + ECAP7_2_ISR, // 12.11 - eCAP7 Interrupt 2 + PIE_RESERVED_ISR, // 12.12 - Reserved + CPUCRC_ISR, // 12.13 - CPU BGCRC module interrupt + CLA1CRC_ISR, // 12.14 - CLA1 BGCRC module interrupt + CLA_OVERFLOW_ISR, // 12.15 - CLA Overflow Interrupt + CLA_UNDERFLOW_ISR, // 12.16 - CLA Underflow Interrupt +}; + +// +// InitPieVectTable - This function initializes the PIE vector table to a +// known state and must be executed after boot time. +// +void InitPieVectTable(void) +{ + Uint16 i; + Uint32 *Source = (void *) &PieVectTableInit; + Uint32 *Dest = (void *) &PieVectTable; + + // + // Do not write over first 3 32-bit locations (these locations are + // initialized by Boot ROM with boot variables) + // + Source = Source + 3; + Dest = Dest + 3; + + EALLOW; + for(i = 0; i < 221; i++) + { + *Dest++ = *Source++; + } + EDIS; + + // + // Enable the PIE Vector Table + // + PieCtrlRegs.PIECTRL.bit.ENPIE = 1; +} + +// +// End of file +// diff --git a/i2c_ex1_master/f2838x_sysctrl.c b/i2c_ex1_master/f2838x_sysctrl.c new file mode 100644 index 0000000..e6da39b --- /dev/null +++ b/i2c_ex1_master/f2838x_sysctrl.c @@ -0,0 +1,1463 @@ +//########################################################################### +// +// FILE: f2838x_sysctrl.c +// +// TITLE: F2838x Device System Control Initialization & Support Functions. +// +// DESCRIPTION: +// +// Example initialization of system resources. +// +//########################################################################### +// +// +// $Copyright: +// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions +// are met: +// +// Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// +// Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the +// distribution. +// +// Neither the name of Texas Instruments Incorporated nor the names of +// its contributors may be used to endorse or promote products derived +// from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// $ +//########################################################################### + +// +// Included Files +// +#include "f2838x_device.h" +#include "f2838x_examples.h" +#include "math.h" + +// +// Functions that will be run from RAM need to be assigned to a different +// section. This section will then be mapped to a load and run address using +// the linker cmd file. +// +// *IMPORTANT* +// +// IF RUNNING FROM FLASH, PLEASE COPY OVER THE SECTION ".TI.ramfunc" FROM +// FLASH TO RAM PRIOR TO CALLING InitSysCtrl(). THIS PREVENTS THE MCU FROM +// THROWING AN EXCEPTION WHEN A CALL TO DELAY_US() IS MADE. +// +#pragma CODE_SECTION(InitFlash, ".TI.ramfunc"); +#pragma CODE_SECTION(FlashOff, ".TI.ramfunc"); + + +// The following values are used to validate PLL Frequency using DCC +// +#define DCC_COUNTER0_TOLERANCE 1 + +#ifdef USE_20MHZ_XTAL + +#define OSC_FREQ 20 + +// +// Multipliers and dividers to configure 200MHz SYSPLL output from 20MHz XTAL +// +#define SYS_IMULT IMULT_40 +#define SYS_REFDIV REFDIV_2 +#define SYS_ODIV ODIV_2 +#define SYS_DIV PLLCLK_BY_1 + +// +// Multipliers and dividers to configure 125MHz AUXPLL output from 20MHz XTAL +// +#define AUX_IMULT IMULT_50 +#define AUX_REFDIV REFDIV_2 +#define AUX_ODIV ODIV_4 +#define AUX_DIV AUXPLLRAWCLK_BY_1 + + +#else // USE_25MHZ_XTAL + +#define OSC_FREQ 25 + +// +// Multipliers and dividers to configure 200MHz SYSPLL output from 25MHz XTAL +// +#define SYS_IMULT IMULT_32 +#define SYS_REFDIV REFDIV_2 +#define SYS_ODIV ODIV_2 +#define SYS_DIV PLLCLK_BY_1 + +// +// Multipliers and dividers to configure 125MHz AUXPLL output from 25MHz XTAL +// +#define AUX_IMULT IMULT_40 +#define AUX_REFDIV REFDIV_2 +#define AUX_ODIV ODIV_4 +#define AUX_DIV AUXPLLRAWCLK_BY_1 + +#endif + +// +// InitSysCtrl - Initialization of system resources. +// +void InitSysCtrl(void) +{ + // + // Disable the watchdog + // + DisableDog(); + +#ifdef _FLASH + // + // Copy time critical code and Flash setup code to RAM. This includes the + // following functions: InitFlash() + // + // The RamfuncsLoadStart, RamfuncsLoadSize, and RamfuncsRunStart + // symbols are created by the linker. Refer to the device .cmd file. + // + memcpy(&RamfuncsRunStart, &RamfuncsLoadStart, (size_t)&RamfuncsLoadSize); + + // + // Call Flash Initialization to setup flash waitstates. This function must + // reside in RAM. + // + InitFlash(); +#endif + + // + // *IMPORTANT* + // + // The Device_cal function, which copies the ADC & oscillator calibration + // values from TI reserved OTP into the appropriate trim registers, occurs + // automatically in the Boot ROM. If the boot ROM code is bypassed during + // the debug process, the following function MUST be called for the ADC and + // oscillators to function according to specification. The clocks to the + // ADC MUST be enabled before calling this function. + // + // See the device data manual and/or the ADC Reference Manual for more + // information. + // +#ifdef CPU1 + // + // Enable pull-ups on unbonded IOs as soon as possible to reduce power + // consumption. + // + GPIO_EnableUnbondedIOPullups(); + + EALLOW; + + + CpuSysRegs.PCLKCR13.bit.ADC_A = 1; + CpuSysRegs.PCLKCR13.bit.ADC_B = 1; + CpuSysRegs.PCLKCR13.bit.ADC_C = 1; + CpuSysRegs.PCLKCR13.bit.ADC_D = 1; + + // + // Check if device is trimmed + // + if(*((Uint16 *)0x5D736) == 0x0000){ + // + // Device is not trimmed--apply static calibration values + // + AnalogSubsysRegs.ANAREFTRIMA.all = 31709; + AnalogSubsysRegs.ANAREFTRIMB.all = 31709; + AnalogSubsysRegs.ANAREFTRIMC.all = 31709; + AnalogSubsysRegs.ANAREFTRIMD.all = 31709; + } + + CpuSysRegs.PCLKCR13.bit.ADC_A = 0; + CpuSysRegs.PCLKCR13.bit.ADC_B = 0; + CpuSysRegs.PCLKCR13.bit.ADC_C = 0; + CpuSysRegs.PCLKCR13.bit.ADC_D = 0; + EDIS; + + // + // Verify the crystal frequency. + // Note: This check can be removed if you are not using XTAL as the PLL + // source + // + if(!VerifyXTAL(OSC_FREQ)) + { + // + // The actual XTAL frequency does not match OSC_FREQ!! + // Please check the XTAL frequency used. + // + // By default, the InitSysCtrl function assumes 25MHz XTAL. + // If a 20MHz crystal is used, please add a predefined symbol + // "USE_20MHZ_XTAL" in your CCS project. + // If a different XTAL is used, please update the PLL configuration + // below accordingly. + // + // Note that the latest F2838x controlCARDs (Rev.B and later) have been + // updated to use 25MHz XTAL by default. If you have an older 20MHz XTAL + // controlCARD (E1, E2, or Rev.A), refer to the controlCARD + // documentation on steps to reconfigure the controlCARD from 20MHz to + // 25MHz. + // + ESTOP0; + while(1); + } + + // + // Initialize the SYSPLL control to generate a 200Mhz clock + // + // Defined options to be passed as arguments to this function are defined + // in f2838x_examples.h. + // + // Note: The internal oscillator CANNOT be used as the PLL source if the + // PLLSYSCLK is configured to frequencies above 194 MHz. + // + // PLLSYSCLK = (XTAL_OSC) * (IMULT) /(REFDIV) * (ODIV) * (PLLSYSCLKDIV) + // + InitSysPll(XTAL_OSC, SYS_IMULT, SYS_REFDIV, SYS_ODIV, SYS_DIV, SYSCTL_DCC_BASE0); + + // + // Initialize the AUXPLL control to generate a 125Mhz clock: + // + // Defined options to be passed as arguments to this function are defined + // in f2838x_Examples.h. + // + // Note: The internal oscillator CANNOT be used as the PLL source if the + // AUXPLLCLK is configured to frequencies above 194 MHz. + // + // AUXPLLCLK = (XTAL_OSC) * (IMULT) /(REFDIV) * (ODIV) * (AUXPLLDIV) + // + InitAuxPll(XTAL_OSC, AUX_IMULT, AUX_REFDIV, AUX_ODIV, AUX_DIV, SYSCTL_DCC_BASE1); + + // + // Set up CMCLK to use AUXPLL as the clock source and set the + // clock divider to 1. + // + EALLOW; + ClkCfgRegs.CMCLKCTL.bit.CMCLKDIV = 0; // 0 : Divide by 1 + ClkCfgRegs.CMCLKCTL.bit.CMDIVSRCSEL = 0; // 0 : AuxPLL is the source for the CM clock divider. + EDIS; + +#ifndef _FLASH + // + // Call Device_cal function when run using debugger + // This function is called as part of the Boot code. The function is called + // in the InitSysCtrl function since during debug time resets, the boot code + // will not be executed and the gel script will reinitialize all the + // registers and the calibrated values will be lost. + // + Device_cal(); +#endif + +#endif // CPU1 + + // + // Turn on all peripherals + // + InitPeripheralClocks(); +} + +// +// +// Function to verify the XTAL frequency +// freq is the XTAL frequency in MHz +// The function return true if the the actual XTAL frequency matches with the +// input value +// +// +#ifdef CPU1 +bool VerifyXTAL(float freq) +{ + // + // Configures XTAL as CLKSRC0 and INTOSC2 as CLKSRC1. + // Fclk0 = XTAL frequency (input parameter) + // Fclk1 = INTOSC2 frequency = 10MHz + // + // Calculating Counter0 & Valid Seed Value with +/-1% tolerance + // INTOSC can have a variance in frequency of +/-10% + // + // Since Fclk1 < Fclk0, then Async. Error (In Clock0 cycles) = + // 2*(Fclk0/Fclk1) + 2*(Fsysclk/Fclk0) + // Digitization error = 8 Clock0 cycles + // DCC Error (in Cycles) = 2*(Fclk0/Fclk1) + 2*(Fsysclk/Fclk0) + 8 + // Window (in Cycles) = (Total Error) / (0.01 * Tolerance) + // Error due to variance in frequency = Window * freqVariance + // Total error = DCC Error + Error due to variance in frequency + // Counter0 = Window - Total Error + // Valid0 = 2 * Total Error + // Counter1 = Window * (Fclk1/Fclk0) + // + // Note : Update the tolerance and INTOSC2 frequency variance as necessary. + // + uint32_t total_error = ceil((2.0F * freq/10.0F) + (2.0F * 10.0F/freq) + 8.0F); + uint32_t window = total_error / 0.01F; + total_error += window * 0.1F; + + uint32_t count0 = window - total_error; + uint32_t valid = 2 * total_error; + uint32_t count1 = window * 10 / freq; + + EALLOW; + + // + // Enable DCC0 clock + // + CpuSysRegs.PCLKCR21.bit.DCC0 = 1; + + // + // Insert atleast 5 cycles delay after enabling the peripheral clock + // + asm(" RPT #5 || NOP"); + + // + // Clear Error & Done Flag + // + Dcc0Regs.DCCSTATUS.bit.ERR = 1; + Dcc0Regs.DCCSTATUS.bit.DONE = 1; + + // + // Disable DCC + // + Dcc0Regs.DCCGCTRL.bit.DCCENA = 0x5; + + // + // Disable Error Signal + // + Dcc0Regs.DCCGCTRL.bit.ERRENA = 0x5; + + // + // Disable Done Signal + // + Dcc0Regs.DCCGCTRL.bit.DONEENA = 0x5; + + // + // Configure Clock Source0 to XTAL + // + Dcc0Regs.DCCCLKSRC0.all = (0xA << 12) | // bits 12..15 : Key + 0; // bits 0..4 : Source = XTAL(value 0) + + // + // Configure Clock Source1 to INTOSC + // + Dcc0Regs.DCCCLKSRC1.all = (0xA << 12) | // bits 12..15 : Key + 3; // bits 0..4 : Source = INTOS2(value 3) + + // + // Configure COUNTER-0, COUNTER-1 & Valid Window + // + Dcc0Regs.DCCCNTSEED0.all = count0; + Dcc0Regs.DCCCNTSEED1.all = count1; + Dcc0Regs.DCCVALIDSEED0.all = valid; + + // + // Enable Single Shot mode + // + Dcc0Regs.DCCGCTRL.bit.SINGLESHOT = 0xA; + + // + // Enable Error Signal + // + Dcc0Regs.DCCGCTRL.bit.ERRENA = 0xA; + + // + // Enable Done Signal + // + Dcc0Regs.DCCGCTRL.bit.DONEENA = 0xA; + + // + // Enable DCC to start counting + // + Dcc0Regs.DCCGCTRL.bit.DCCENA = 0xA; + + EDIS; + + // + // Wait until Error or Done Flag is generated + // + while((Dcc0Regs.DCCSTATUS.bit.DONE | Dcc0Regs.DCCSTATUS.bit.ERR) == 0); + + // + // Returns true if DCC completes without error + // + if (Dcc0Regs.DCCSTATUS.bit.DONE == 1U) + { + return true; + } + else + { + return false; + } + +} +#endif + +// +// InitPeripheralClocks - Initializes the clocks for the peripherals. +// +// Note: In order to reduce power consumption, turn off the clocks to any +// peripheral that is not specified for your part-number or is not used in the +// application +// +void InitPeripheralClocks(void) +{ + EALLOW; + + CpuSysRegs.PCLKCR0.bit.CLA1 = 1; + CpuSysRegs.PCLKCR0.bit.DMA = 1; + CpuSysRegs.PCLKCR0.bit.CPUTIMER0 = 1; + CpuSysRegs.PCLKCR0.bit.CPUTIMER1 = 1; + CpuSysRegs.PCLKCR0.bit.CPUTIMER2 = 1; + CpuSysRegs.PCLKCR0.bit.CPUBGCRC = 1; + CpuSysRegs.PCLKCR0.bit.CLA1BGCRC = 1; + +#ifdef CPU1 + CpuSysRegs.PCLKCR0.bit.HRCAL = 1; +#endif + + CpuSysRegs.PCLKCR0.bit.TBCLKSYNC = 1; + CpuSysRegs.PCLKCR0.bit.ERAD = 1; + +#ifdef CPU1 + CpuSysRegs.PCLKCR1.bit.EMIF1 = 1; + CpuSysRegs.PCLKCR1.bit.EMIF2 = 1; +#endif + + CpuSysRegs.PCLKCR2.bit.EPWM1 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM2 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM3 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM4 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM5 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM6 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM7 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM8 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM9 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM10 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM11 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM12 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM13 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM14 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM15 = 1; + CpuSysRegs.PCLKCR2.bit.EPWM16 = 1; + + CpuSysRegs.PCLKCR3.bit.ECAP1 = 1; + CpuSysRegs.PCLKCR3.bit.ECAP2 = 1; + CpuSysRegs.PCLKCR3.bit.ECAP3 = 1; + CpuSysRegs.PCLKCR3.bit.ECAP4 = 1; + CpuSysRegs.PCLKCR3.bit.ECAP5 = 1; + CpuSysRegs.PCLKCR3.bit.ECAP6 = 1; + CpuSysRegs.PCLKCR3.bit.ECAP7 = 1; + + CpuSysRegs.PCLKCR4.bit.EQEP1 = 1; + CpuSysRegs.PCLKCR4.bit.EQEP2 = 1; + CpuSysRegs.PCLKCR4.bit.EQEP3 = 1; + + CpuSysRegs.PCLKCR6.bit.SD1 = 1; + CpuSysRegs.PCLKCR6.bit.SD2 = 1; + + CpuSysRegs.PCLKCR7.bit.SCI_A = 1; + CpuSysRegs.PCLKCR7.bit.SCI_B = 1; + CpuSysRegs.PCLKCR7.bit.SCI_C = 1; + CpuSysRegs.PCLKCR7.bit.SCI_D = 1; + + CpuSysRegs.PCLKCR8.bit.SPI_A = 1; + CpuSysRegs.PCLKCR8.bit.SPI_B = 1; + CpuSysRegs.PCLKCR8.bit.SPI_C = 1; + CpuSysRegs.PCLKCR8.bit.SPI_D = 1; + + CpuSysRegs.PCLKCR9.bit.I2C_A = 1; + CpuSysRegs.PCLKCR9.bit.I2C_B = 1; + + CpuSysRegs.PCLKCR10.bit.CAN_A = 1; + CpuSysRegs.PCLKCR10.bit.CAN_B = 1; + + CpuSysRegs.PCLKCR11.bit.McBSP_A = 1; + CpuSysRegs.PCLKCR11.bit.McBSP_B = 1; + +#ifdef CPU1 + CpuSysRegs.PCLKCR11.bit.USB_A = 1; +#endif + + CpuSysRegs.PCLKCR13.bit.ADC_A = 1; + CpuSysRegs.PCLKCR13.bit.ADC_B = 1; + CpuSysRegs.PCLKCR13.bit.ADC_C = 1; + CpuSysRegs.PCLKCR13.bit.ADC_D = 1; + + CpuSysRegs.PCLKCR14.bit.CMPSS1 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS2 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS3 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS4 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS5 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS6 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS7 = 1; + CpuSysRegs.PCLKCR14.bit.CMPSS8 = 1; + + CpuSysRegs.PCLKCR16.bit.DAC_A = 1; + CpuSysRegs.PCLKCR16.bit.DAC_B = 1; + CpuSysRegs.PCLKCR16.bit.DAC_C = 1; + + CpuSysRegs.PCLKCR18.bit.FSITX_A = 1; + CpuSysRegs.PCLKCR18.bit.FSITX_B = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_A = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_B = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_C = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_D = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_E = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_F = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_G = 1; + CpuSysRegs.PCLKCR18.bit.FSIRX_H = 1; + + CpuSysRegs.PCLKCR20.bit.PMBUS_A = 1; + + CpuSysRegs.PCLKCR21.bit.DCC0 = 1; + CpuSysRegs.PCLKCR21.bit.DCC1 = 1; + CpuSysRegs.PCLKCR21.bit.DCC2 = 1; + + CpuSysRegs.PCLKCR23.bit.ETHERCAT = 1; + + EDIS; +} + +// +// DisablePeripheralClocks - Gates-off all peripheral clocks. +// +void DisablePeripheralClocks(void) +{ + EALLOW; + + CpuSysRegs.PCLKCR0.all = 0; + CpuSysRegs.PCLKCR1.all = 0; + CpuSysRegs.PCLKCR2.all = 0; + CpuSysRegs.PCLKCR3.all = 0; + CpuSysRegs.PCLKCR4.all = 0; + CpuSysRegs.PCLKCR6.all = 0; + CpuSysRegs.PCLKCR7.all = 0; + CpuSysRegs.PCLKCR8.all = 0; + CpuSysRegs.PCLKCR9.all = 0; + CpuSysRegs.PCLKCR10.all = 0; + CpuSysRegs.PCLKCR11.all = 0; + CpuSysRegs.PCLKCR13.all = 0; + CpuSysRegs.PCLKCR14.all = 0; + CpuSysRegs.PCLKCR16.all = 0; + CpuSysRegs.PCLKCR18.all = 0; + CpuSysRegs.PCLKCR20.all = 0; + CpuSysRegs.PCLKCR21.all = 0; + CpuSysRegs.PCLKCR22.all = 0; + CpuSysRegs.PCLKCR23.all = 0; + + EDIS; +} + +// +// InitFlash - This function initializes the Flash Control registers. +// +// *CAUTION* +// This function MUST be executed out of RAM. Executing it out of OTP/Flash +// will yield unpredictable results. +// +#ifdef __cplusplus +#pragma CODE_SECTION(".TI.ramfunc"); +#endif +void InitFlash(void) +{ + EALLOW; + + // + // At reset bank and pump are in sleep. A Flash access will power up the + // bank and pump automatically. + // + // Power up Flash bank and pump. This also sets the fall back mode of + // flash and pump as active. + // + Flash0CtrlRegs.FPAC1.bit.PMPPWR = 0x1; + Flash0CtrlRegs.FBFALLBACK.bit.BNKPWR0 = 0x3; + + // + // Disable Cache and prefetch mechanism before changing wait states + // + Flash0CtrlRegs.FRD_INTF_CTRL.bit.DATA_CACHE_EN = 0; + Flash0CtrlRegs.FRD_INTF_CTRL.bit.PREFETCH_EN = 0; + + // + // Set waitstates according to frequency + // + // *CAUTION* + // Minimum waitstates required for the flash operating at a given CPU rate + // must be characterized by TI. Refer to the datasheet for the latest + // information. + // + #if CPU_FRQ_200MHZ + Flash0CtrlRegs.FRDCNTL.bit.RWAIT = 0x3; + #endif + + #if CPU_FRQ_150MHZ + Flash0CtrlRegs.FRDCNTL.bit.RWAIT = 0x2; + #endif + + #if CPU_FRQ_120MHZ + Flash0CtrlRegs.FRDCNTL.bit.RWAIT = 0x2; + #endif + + // + // Enable Cache and prefetch mechanism to improve performance of code + // executed from Flash. + // + Flash0CtrlRegs.FRD_INTF_CTRL.bit.DATA_CACHE_EN = 1; + Flash0CtrlRegs.FRD_INTF_CTRL.bit.PREFETCH_EN = 1; + + // + // At reset, ECC is enabled. If it is disabled by application software and + // if application again wants to enable ECC. + // + Flash0EccRegs.ECC_ENABLE.bit.ENABLE = 0xA; + + EDIS; + + // + // Force a pipeline flush to ensure that the write to the last register + // configured occurs before returning. + // + __asm(" RPT #7 || NOP"); +} + +// +// FlashOff - This function powers down the flash +// +// *CAUTION* +// This function MUST be executed out of RAM. Executing it out of OTP/Flash +// will yield unpredictable results. Also you must seize the flash pump in +// order to power it down. +// +#ifdef __cplusplus +#pragma CODE_SECTION(".TI.ramfunc"); +#endif +void FlashOff(void) +{ + EALLOW; + + // + // Power down bank + // + Flash0CtrlRegs.FBFALLBACK.bit.BNKPWR0 = 0; + + // + // Power down pump + // + Flash0CtrlRegs.FPAC1.bit.PMPPWR = 0; + + EDIS; +} + + +// +// ServiceDog - This function resets the watchdog timer. +// +// Enable this function for using ServiceDog in the application. +// +void ServiceDog(void) +{ + EALLOW; + WdRegs.WDKEY.bit.WDKEY = 0x0055; + WdRegs.WDKEY.bit.WDKEY = 0x00AA; + EDIS; +} + +// +// DisableDog - This function disables the watchdog timer. +// +void DisableDog(void) +{ + volatile Uint16 temp; + + // + // Grab the clock config first so we don't clobber it + // + EALLOW; + temp = WdRegs.WDCR.all & 0x0007; + WdRegs.WDCR.all = 0x0068 | temp; + EDIS; +} + +#ifdef CPU1 +// +// InitPll - This function initializes the PLL registers. +// +// Note: This function uses the DCC to check that the PLLRAWCLK is running at +// the expected rate. The desirable DCC can be provided as a parameter. +// +void InitSysPll(Uint16 clock_source, Uint16 imult, Uint32 refdiv, Uint32 odiv, + Uint16 divsel, Uint32 dccbase) +{ + Uint32 timeout,temp_syspllmult, pllLockStatus; + bool status; + + if(((clock_source & 0x3) == ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL) && + (((clock_source & 0x4) >> 2) == ClkCfgRegs.XTALCR.bit.SE) && + (imult == ClkCfgRegs.SYSPLLMULT.bit.IMULT) && + (refdiv == ClkCfgRegs.SYSPLLMULT.bit.REFDIV) && + (odiv == ClkCfgRegs.SYSPLLMULT.bit.ODIV) && + (divsel == ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV)) + { + // + // Everything is set as required, so just return + // + return; + } + + EALLOW; + + // + // First modify the PLL multipliers if the multipliers need an update or PLL needs + // to be powered on / enabled + // + if((imult != ClkCfgRegs.SYSPLLMULT.bit.IMULT) || + (refdiv != ClkCfgRegs.SYSPLLMULT.bit.REFDIV)|| + (odiv != ClkCfgRegs.SYSPLLMULT.bit.ODIV) || + (1U != ClkCfgRegs.SYSPLLCTL1.bit.PLLEN)) + { + // + // Bypass PLL and set dividers to /1 + // + ClkCfgRegs.SYSPLLCTL1.bit.PLLCLKEN = 0; + + // + // Delay of at least 120 OSCCLK cycles required post PLL bypass + // + asm(" RPT #120 || NOP"); + + // + // Evaluate PLL multipliers and dividers + // + temp_syspllmult = ((refdiv << 24U) | (odiv << 16U)| imult); + + // + // Turnoff the PLL + // + ClkCfgRegs.SYSPLLCTL1.bit.PLLEN = 0; + EDIS; + + // + // Delay of at least 66 OSCCLK cycles + // + asm(" RPT #66 || NOP"); + + if(((clock_source & 0x3) != ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL) || + (((clock_source & 0x4) >> 2) != ClkCfgRegs.XTALCR.bit.SE)) + { + switch (clock_source) + { + case INT_OSC1: + SysIntOsc1Sel(); + break; + + case INT_OSC2: + SysIntOsc2Sel(); + break; + + case XTAL_OSC: + SysXtalOscSel(); + break; + + case XTAL_OSC_SE: + SysXtalOscSESel(); + break; + } + } + + // + // Delay of at least 60 OSCCLK cycles + // + asm(" RPT #60 || NOP"); + + EALLOW; + + // + // Set dividers to /1 to ensure the fastest PLL configuration + // + ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV = 0; + + // + // Program PLL multipliers + // + ClkCfgRegs.SYSPLLMULT.all = temp_syspllmult; + + // + // Enable SYSPLL + // + ClkCfgRegs.SYSPLLCTL1.bit.PLLEN = 1; + + // + // Lock time is 1024 OSCCLK * (REFDIV+1) + // + timeout = (1024U * (refdiv + 1U)); + pllLockStatus = ClkCfgRegs.SYSPLLSTS.bit.LOCKS; + + // + // Wait for the SYSPLL lock + // + while((pllLockStatus != 1) && (timeout != 0U)) + { + pllLockStatus = ClkCfgRegs.SYSPLLSTS.bit.LOCKS; + timeout--; + } + + EDIS; + + // + // Check PLL Frequency using DCC + // + status = IsPLLValid(dccbase, clock_source, INT_PLL_SYSPLL, + imult, odiv , refdiv); + + } + else + { + // + // Re-Lock of PLL not needed since the multipliers + // are not updated + // + status = true; + } + + if(status) + { + EALLOW; + // + // Set divider to produce slower output frequency to limit current increase + // + if(divsel != PLLCLK_BY_126) + { + ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV = divsel + 1; + } + else + { + ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV = divsel; + } + + // + // Enable PLLSYSCLK is fed from system PLL clock + // + ClkCfgRegs.SYSPLLCTL1.bit.PLLCLKEN = 1; + + // + // Small 100 cycle delay + // + asm(" RPT #100 || NOP"); + + // + // Set the divider to user value + // + ClkCfgRegs.SYSCLKDIVSEL.bit.PLLSYSCLKDIV = divsel; + EDIS; + } + else + ESTOP0; // If the frequency is out of range, stop here. + +} + +// +// InitAuxPll - This function initializes the AUXPLL registers. +// +// Note: This function uses the DCC to check that the AUXPLLRAWCLK is running at +// the expected rate. The desirable DCC can be provided as a parameter. +// +void InitAuxPll(Uint16 clock_source, Uint16 imult, Uint32 refdiv, Uint32 odiv, + Uint16 divsel, Uint32 dccbase) +{ + Uint16 started = 0 , status = 0; + + if((clock_source == ClkCfgRegs.CLKSRCCTL2.bit.AUXOSCCLKSRCSEL) && + (((clock_source & 0x4) >> 2) == ClkCfgRegs.XTALCR.bit.SE) && + (imult == ClkCfgRegs.AUXPLLMULT.bit.IMULT) && + (refdiv == ClkCfgRegs.SYSPLLMULT.bit.REFDIV) && + (odiv == ClkCfgRegs.SYSPLLMULT.bit.ODIV) && + (divsel == ClkCfgRegs.AUXCLKDIVSEL.bit.AUXPLLDIV)) + { + // + // Everything is set as required, so just return + // + return; + } + + // + // First modify the PLL multipliers + // + if((imult != ClkCfgRegs.AUXPLLMULT.bit.IMULT) || + (refdiv != ClkCfgRegs.AUXPLLMULT.bit.REFDIV)|| + (odiv != ClkCfgRegs.AUXPLLMULT.bit.ODIV) || + (1U != ClkCfgRegs.AUXPLLCTL1.bit.PLLEN)) + { + EALLOW; + + // + // Bypass PLL + // + ClkCfgRegs.AUXPLLCTL1.bit.PLLCLKEN = 0; + + // + // Delay of at least 120 OSCCLK cycles required post PLL bypass + // + asm(" RPT #120 || NOP"); + + ClkCfgRegs.AUXPLLCTL1.bit.PLLEN = 0; // Turn off AUXPLL + + // + // Delay of at least 66 OSCCLK cycles + // + asm(" RPT #66 || NOP"); + + // + // Configure oscillator source + // + switch (clock_source) + { + case INT_OSC2: + AuxIntOsc2Sel(); + break; + + case XTAL_OSC: + AuxXtalOscSel(); + break; + + case XTAL_OSC_SE: + AuxXtalOscSESel(); + break; + + case AUXCLKIN: + AuxAuxClkSel(); + break; + } + + // + // Delay of at least 60 OSCCLK cycles + // + asm(" RPT #60 || NOP"); + + EALLOW; + // + // Set integer multiplier and dividers, which automatically turns on + // the PLL + // + ClkCfgRegs.AUXPLLMULT.all = ((refdiv << 24U) | (odiv << 16U) | imult); + + // + // Enable AUXPLL + // + ClkCfgRegs.AUXPLLCTL1.bit.PLLEN = 1; + EDIS; + + // + // Wait for the AUXPLL lock counter + // + while(ClkCfgRegs.AUXPLLSTS.bit.LOCKS != 1) + { + // + // Uncomment to service the watchdog + // + // ServiceDog(); + } + + status = IsPLLValid(dccbase, clock_source, INT_PLL_AUXPLL, + imult, odiv , refdiv); + + // + // Check DCC Status + // + if(status) + { + started = 1; + } + + // + // Enable AUXPLLCLK to be fed from AUX PLL + // + EALLOW; + ClkCfgRegs.AUXPLLCTL1.bit.PLLCLKEN = 1; + asm(" RPT #20 || NOP"); + + EDIS; + + if(started == 0) + { + // + // AUX PLL may not have started. Reset multiplier to 0 (bypass PLL). + // + EALLOW; + ClkCfgRegs.AUXPLLMULT.all = 0; + EDIS; + + // + // The user should put some handler code here based on how this + // condition should be handled in their application. + // + asm(" ESTOP0"); + } + } + + // + // Set divider to desired value + // + EALLOW; + ClkCfgRegs.AUXCLKDIVSEL.bit.AUXPLLDIV = divsel; + + EDIS; +} +#endif + +// +// CsmUnlock - This function unlocks the CSM. User must replace the default +// value with the current password for the DSP. +// +Uint16 CsmUnlock(void) +{ + volatile Uint16 temp; + + // + // Load the key registers with the current password. These values are + // default passwords for the first ZSB. User should replace them with + // the correct password for the DSP. + // + EALLOW; + DcsmZ1Regs.Z1_CSMKEY0 = 0xFFFFFFFF; + DcsmZ1Regs.Z1_CSMKEY1 = 0x4D7FFFFF; + DcsmZ1Regs.Z1_CSMKEY2 = 0xFFFFFFFF; + DcsmZ1Regs.Z1_CSMKEY3 = 0xFFFFFFFF; + + DcsmZ2Regs.Z2_CSMKEY0 = 0xFFFFFFFF; + DcsmZ2Regs.Z2_CSMKEY1 = 0x3FFFFFFF; + DcsmZ2Regs.Z2_CSMKEY2 = 0xFFFFFFFF; + DcsmZ2Regs.Z2_CSMKEY3 = 0xFFFFFFFF; + EDIS; + + return(0); +} + +// +// SysIntOsc1Sel - This function switches to Internal Oscillator 1. +// +void SysIntOsc1Sel(void) +{ + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL = 2; // Clk Src = INTOSC1 + EDIS; +} + +// +// SysIntOsc2Sel - This function switches to Internal oscillator 2. +// +void SysIntOsc2Sel(void) +{ + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL = 0; // Clk Src = INTOSC2 + EDIS; +} + +// +// PollX1Counter - Clear the X1CNT counter and then wait for it to saturate +// four times. +// +static void +PollX1Counter(void) +{ + Uint16 loopCount = 0; + + // + // Delay for 1 ms while the XTAL powers up + // + // 2000 loops, 5 cycles per loop + 9 cycles overhead = 10009 cycles + // + F28x_usDelay(2000); + + // + // Clear and saturate X1CNT 4 times to guarantee operation + // + do + { + // + // Keep clearing the counter until it is no longer saturated + // + while(ClkCfgRegs.X1CNT.all > 0x1FF) + { + ClkCfgRegs.X1CNT.bit.CLR = 1; + ClkCfgRegs.X1CNT.bit.CLR = 0; + } + + // + // Wait for the X1 clock to saturate + // + while(ClkCfgRegs.X1CNT.all != 0x3FFU) + { + ; + } + + // + // Increment the counter + // + loopCount++; + }while(loopCount < 4); +} +// SysXtalOscSel - This function switches to External CRYSTAL oscillator. +// +void SysXtalOscSel(void) +{ + EALLOW; + ClkCfgRegs.XTALCR.bit.OSCOFF = 0; // Turn on XTALOSC + ClkCfgRegs.XTALCR.bit.SE = 0; // Select crystal mode + EDIS; + + // + // Wait for the X1 clock to saturate + // + PollX1Counter(); + + // + // Select XTAL as the oscillator source + // + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL = 1; + EDIS; + + // + // If a missing clock failure was detected, try waiting for the X1 counter + // to saturate again. Consider modifying this code to add a 10ms timeout. + // + while(ClkCfgRegs.MCDCR.bit.MCLKSTS != 0) + { + EALLOW; + ClkCfgRegs.MCDCR.bit.MCLKCLR = 1; + EDIS; + + // + // Wait for the X1 clock to saturate + // + PollX1Counter(); + + // + // Select XTAL as the oscillator source + // + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL = 1; + EDIS; + } +} +// +// SysXtalOscSESel - This function switches to external oscillator in +// single-ended mode and turns off all other clock sources to minimize power +// consumption. This option may not be available on all device packages +// +void +SysXtalOscSESel (void) +{ + EALLOW; + ClkCfgRegs.XTALCR.bit.OSCOFF = 0; // Turn on XTALOSC + ClkCfgRegs.XTALCR.bit.SE = 1; // Select single-ended mode + EDIS; + + // + // Wait for the X1 clock to saturate + // + PollX1Counter(); + + // + // Select XTALOSC as the oscillator source + // + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.OSCCLKSRCSEL = 1; + EDIS; + + // + // If missing clock detected, there is something wrong with the oscillator + // module. + // + if(ClkCfgRegs.MCDCR.bit.MCLKSTS != 0) + { + ESTOP0; + } +} +// +// AuxIntOsc2Sel - This function switches to Internal oscillator 2. +// +void AuxIntOsc2Sel(void) +{ + EALLOW; + ClkCfgRegs.CLKSRCCTL2.bit.AUXOSCCLKSRCSEL = 0; // Clk Src = INTOSC2 + EDIS; +} + +// +// AuxXtalOscSel - This function switches to External CRYSTAL oscillator in +// crystal mode. +// +void AuxXtalOscSel(void) +{ + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.XTALOFF=0; // Turn on XTALOSC + ClkCfgRegs.XTALCR.bit.SE = 0; // Select crystal mode + PollX1Counter(); // Wait for the X1 clock to saturate + ClkCfgRegs.CLKSRCCTL2.bit.AUXOSCCLKSRCSEL = 1; // Clk Src = XTAL + EDIS; +} + +// +// AuxXtalOscSESel - This function switches to External CRYSTAL oscillator in +// single-ended mode. +// +void AuxXtalOscSESel(void) +{ + EALLOW; + ClkCfgRegs.CLKSRCCTL1.bit.XTALOFF=0; // Turn on XTALOSC + ClkCfgRegs.XTALCR.bit.SE = 1; // Select single-ended mode + PollX1Counter(); // Wait for the X1 clock to saturate + ClkCfgRegs.CLKSRCCTL2.bit.AUXOSCCLKSRCSEL = 1; // Clk Src = XTAL + EDIS; +} +// +// AuxAuxClkSel - This function switches to AUXCLKIN (from a GPIO). +// +void AuxAuxClkSel(void) +{ + EALLOW; + ClkCfgRegs.CLKSRCCTL2.bit.AUXOSCCLKSRCSEL = 2; // Clk Src = XTAL + EDIS; +} + +// +// IDLE - Enter IDLE mode (single CPU). +// +void IDLE(void) +{ + EALLOW; + CpuSysRegs.LPMCR.bit.LPM = LPM_IDLE; + EDIS; + asm(" IDLE"); +} + +// +// STANDBY - Enter STANDBY mode (single CPU). +// +void STANDBY(void) +{ + EALLOW; + CpuSysRegs.LPMCR.bit.LPM = LPM_STANDBY; + EDIS; + asm(" IDLE"); +} + +#ifdef CPU1 +// +// IsPLLValid - This function validates PLL Raw Clock Frequency +// +bool +IsPLLValid(Uint32 base, Uint16 oscSource, Uint16 pllclk, Uint16 imult, + Uint16 odiv, Uint16 refdiv) +{ + float fclk1_0ratio; + volatile struct DCC_REGS *DccRegs; + + EALLOW; + + // + // Assigning DCC for PLL validation + // Enable Peripheral Clock Domain PCLKCR21 for DCC + // + if(base == SYSCTL_DCC_BASE0) + { + DccRegs = &Dcc0Regs; + CpuSysRegs.PCLKCR21.bit.DCC0 = 1; + } + else if(base == SYSCTL_DCC_BASE1) + { + DccRegs = &Dcc1Regs; + CpuSysRegs.PCLKCR21.bit.DCC1 = 1; + } + else if(base == SYSCTL_DCC_BASE2) + { + DccRegs = &Dcc2Regs; + CpuSysRegs.PCLKCR21.bit.DCC2 = 1; + } + else + ESTOP0; // Invalid DCC selected + + // + // Clear Error & Done Flag + // + DccRegs->DCCSTATUS.bit.ERR = 1; + DccRegs->DCCSTATUS.bit.DONE = 1; + + // + // Disable DCC + // + DccRegs->DCCGCTRL.bit.DCCENA = 0x5; + + // + // Disable Error Signal + // + DccRegs->DCCGCTRL.bit.ERRENA = 0x5; + + // + // Disable Done Signal + // + DccRegs->DCCGCTRL.bit.DONEENA = 0x5; + + // + // Configure Clock Source1 to PLL + // + // Clk Src1 Key 0xA to enable clock source selection + // + switch(pllclk) + { + case INT_PLL_SYSPLL: + DccRegs->DCCCLKSRC1.all = 0xA000; // Clk Src1 = SYSPLL + break; + + case INT_PLL_AUXPLL: + DccRegs->DCCCLKSRC1.all = 0xA001; // Clk Src1 = AUXPLL + break; + + default: + // + // Code shouldn't reach here + // + break; + } + + // + // Configure Clock Source0 to whatever is set as a reference + // clock source for PLL + // + // Clk Src0 Key 0xA to enable clock source selection + // + switch(oscSource) + { + case INT_OSC1: + DccRegs->DCCCLKSRC0.all = 0xA001; // Clk Src0 = INTOSC1 + break; + + case INT_OSC2: + DccRegs->DCCCLKSRC0.all = 0xA002; // Clk Src0 = INTOSC2 + break; + + case XTAL_OSC: + case XTAL_OSC_SE: + DccRegs->DCCCLKSRC0.all = 0xA000; // Clk Src0 = XTAL + break; + + default: + // + // Code shouldn't reach here + // + break; + } + + // + // Calculating frequency ratio of output clock(f1) vs reference clock(f0) + // + fclk1_0ratio = (float)imult / ((odiv + 1U) * (refdiv + 1)); + + // + // Computing and configuring Counter0 , Counter1 & Valid Seed Values + // with +/-1% tolerance for the desired DCC + // + ComputeCntrSeedValue(base, fclk1_0ratio, DCC_COUNTER0_TOLERANCE); + + // + // Enable Single Shot Mode + // + DccRegs->DCCGCTRL.bit.SINGLESHOT = 0xA; + + // + // Enable DCC to start counting + // + DccRegs->DCCGCTRL.bit.DCCENA = 0xA; + EDIS; + + // + // Wait until Error or Done Flag is generated + // + while((DccRegs->DCCSTATUS.all & 3) == 0) + { + } + + // + // Returns true if DCC completes without error + // + return((DccRegs->DCCSTATUS.all & 3) == 2); + +} + +//***************************************************************************** +// +// ComputeCntSeedValid - Compute Counter seed values based on the frequency ratio of output +// clock vs reference clock & tolerance expected for the desired DCC +// +//***************************************************************************** +void ComputeCntrSeedValue(Uint32 base, float fclk1_0ratio, Uint32 tolerance) +{ + Uint32 window, dccCounterSeed0, dccValidSeed0, dccCounterSeed1, total_error; + volatile struct DCC_REGS *DccRegs; + + if(fclk1_0ratio >= 1U) + { + // + // Setting Counter0 & Valid Seed Value with expected tolerance + // Total error is 12 + // + window = (12U * 100U) / tolerance; + dccCounterSeed0 = window - 12U; + dccValidSeed0 = 24U; + + } + else + { + total_error = (((Uint32)2U / fclk1_0ratio) + (Uint32)10U); + + window = ((total_error * 100U)/ tolerance); + + // + // Setting Counter0 & Valid Seed Value with expected tolerance + // + dccCounterSeed0 = window - total_error; + dccValidSeed0 = (Uint32)2U * total_error; + + } + + // + // Multiplying Counter-0 window with PLL Integer Multiplier + // + dccCounterSeed1 = window * fclk1_0ratio; + + // + // Assigning DCC for PLL validation + // + if(base == SYSCTL_DCC_BASE0) + DccRegs = &Dcc0Regs; + else if(base == SYSCTL_DCC_BASE1) + DccRegs = &Dcc1Regs; + else if(base == SYSCTL_DCC_BASE2) + DccRegs = &Dcc2Regs; + else + ESTOP0; // Invalid DCC selected + + // + // Configure COUNTER-0, COUNTER-1 & Valid Window + // + DccRegs->DCCCNTSEED0.bit.COUNTSEED0 = dccCounterSeed0; // Loaded Counter0 Value + DccRegs->DCCVALIDSEED0.bit.VALIDSEED = dccValidSeed0; // Loaded Valid Value + DccRegs->DCCCNTSEED1.bit.COUNTSEED1 = dccCounterSeed1; // Loaded Counter1 Value +} +#endif + +// +// End of File +// + diff --git a/i2c_ex1_master/f2838x_usdelay.asm b/i2c_ex1_master/f2838x_usdelay.asm new file mode 100644 index 0000000..a29cb5c --- /dev/null +++ b/i2c_ex1_master/f2838x_usdelay.asm @@ -0,0 +1,108 @@ +;//########################################################################### +;// +;// FILE: f2838x_usdelay.asm +;// +;// TITLE: Simple delay function +;// +;// DESCRIPTION: +;// This is a simple delay function that can be used to insert a specified +;// delay into code. +;// This function is only accurate if executed from internal zero-waitstate +;// SARAM. If it is executed from waitstate memory then the delay will be +;// longer then specified. +;// To use this function: +;// 1 - update the CPU clock speed in the f2838x_examples.h +;// file. For example: +;// #define CPU_RATE 6.667L // for a 150MHz CPU clock speed +;// 2 - Call this function by using the DELAY_US(A) macro +;// that is defined in the f2838x_device.h file. This macro +;// will convert the number of microseconds specified +;// into a loop count for use with this function. +;// This count will be based on the CPU frequency you specify. +;// 3 - For the most accurate delay +;// - Execute this function in 0 waitstate RAM. +;// - Disable interrupts before calling the function +;// If you do not disable interrupts, then think of +;// this as an "at least" delay function as the actual +;// delay may be longer. +;// The C assembly call from the DELAY_US(time) macro will +;// look as follows: +;// extern void Delay(long LoopCount); +;// MOV AL,#LowLoopCount +;// MOV AH,#HighLoopCount +;// LCR _Delay +;// Or as follows (if count is less then 16-bits): +;// MOV ACC,#LoopCount +;// LCR _Delay +;// +;//########################################################################### +;// +;// +;// $Copyright: +;// Copyright (C) 2022 Texas Instruments Incorporated - http://www.ti.com +;// +;// Redistribution and use in source and binary forms, with or without +;// modification, are permitted provided that the following conditions +;// are met: +;// +;// Redistributions of source code must retain the above copyright +;// notice, this list of conditions and the following disclaimer. +;// +;// Redistributions in binary form must reproduce the above copyright +;// notice, this list of conditions and the following disclaimer in the +;// documentation and/or other materials provided with the +;// distribution. +;// +;// Neither the name of Texas Instruments Incorporated nor the names of +;// its contributors may be used to endorse or promote products derived +;// from this software without specific prior written permission. +;// +;// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +;// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +;// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +;// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +;// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +;// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT +;// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, +;// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY +;// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +;// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +;// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +;// $ +;//########################################################################### + + .if __TI_EABI__ + .asg F28x_usDelay, _F28x_usDelay + .endif + .def _F28x_usDelay + + .cdecls LIST ;;Used to populate __TI_COMPILER_VERSION__ macro + %{ + %} + + .if __TI_COMPILER_VERSION__ + .if __TI_COMPILER_VERSION__ >= 15009000 + .sect ".TI.ramfunc" ;;Used with compiler v15.9.0 and newer + .else + .sect "ramfuncs" ;;Used with compilers older than v15.9.0 + .endif + .endif + + .global __F28x_usDelay +_F28x_usDelay: + SUB ACC,#1 + BF _F28x_usDelay,GEQ ;; Loop if ACC >= 0 + LRETR + +;There is a 9/10 cycle overhead and each loop +;takes five cycles. The LoopCount is given by +;the following formula: +; DELAY_CPU_CYCLES = 9 + 5*LoopCount +; LoopCount = (DELAY_CPU_CYCLES - 9) / 5 +; The macro DELAY_US(A) performs this calculation for you +; +; + +;// +;// End of file +;// diff --git a/i2c_ex1_master/fonts.c b/i2c_ex1_master/fonts.c new file mode 100644 index 0000000..78b2b66 --- /dev/null +++ b/i2c_ex1_master/fonts.c @@ -0,0 +1,345 @@ +/** + * original author: Tilen Majerle + * modification for STM32f10x: Alexander Lutsai + + ---------------------------------------------------------------------- + Copyright (C) Alexander Lutsai, 2016 + Copyright (C) Tilen Majerle, 2015 + + This program is free software: you can redistribute it and/or modify + it under the terms of the GNU General Public License as published by + the Free Software Foundation, either version 3 of the License, or + any later version. + + This program is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + GNU General Public License for more details. + + You should have received a copy of the GNU General Public License + along with this program. If not, see . + ---------------------------------------------------------------------- + */ +#include "fonts.h" + +const uint16_t Font7x10 [] = { +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // sp +0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x1000, 0x0000, 0x0000, // ! +0x2800, 0x2800, 0x2800, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // " +0x2400, 0x2400, 0x7C00, 0x2400, 0x4800, 0x7C00, 0x4800, 0x4800, 0x0000, 0x0000, // # +0x3800, 0x5400, 0x5000, 0x3800, 0x1400, 0x5400, 0x5400, 0x3800, 0x1000, 0x0000, // $ +0x2000, 0x5400, 0x5800, 0x3000, 0x2800, 0x5400, 0x1400, 0x0800, 0x0000, 0x0000, // % +0x1000, 0x2800, 0x2800, 0x1000, 0x3400, 0x4800, 0x4800, 0x3400, 0x0000, 0x0000, // & +0x1000, 0x1000, 0x1000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ' +0x0800, 0x1000, 0x2000, 0x2000, 0x2000, 0x2000, 0x2000, 0x2000, 0x1000, 0x0800, // ( +0x2000, 0x1000, 0x0800, 0x0800, 0x0800, 0x0800, 0x0800, 0x0800, 0x1000, 0x2000, // ) +0x1000, 0x3800, 0x1000, 0x2800, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // * +0x0000, 0x0000, 0x1000, 0x1000, 0x7C00, 0x1000, 0x1000, 0x0000, 0x0000, 0x0000, // + +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1000, 0x1000, 0x1000, // , +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x3800, 0x0000, 0x0000, 0x0000, 0x0000, // - +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1000, 0x0000, 0x0000, // . +0x0800, 0x0800, 0x1000, 0x1000, 0x1000, 0x1000, 0x2000, 0x2000, 0x0000, 0x0000, // / +0x3800, 0x4400, 0x4400, 0x5400, 0x4400, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // 0 +0x1000, 0x3000, 0x5000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x0000, // 1 +0x3800, 0x4400, 0x4400, 0x0400, 0x0800, 0x1000, 0x2000, 0x7C00, 0x0000, 0x0000, // 2 +0x3800, 0x4400, 0x0400, 0x1800, 0x0400, 0x0400, 0x4400, 0x3800, 0x0000, 0x0000, // 3 +0x0800, 0x1800, 0x2800, 0x2800, 0x4800, 0x7C00, 0x0800, 0x0800, 0x0000, 0x0000, // 4 +0x7C00, 0x4000, 0x4000, 0x7800, 0x0400, 0x0400, 0x4400, 0x3800, 0x0000, 0x0000, // 5 +0x3800, 0x4400, 0x4000, 0x7800, 0x4400, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // 6 +0x7C00, 0x0400, 0x0800, 0x1000, 0x1000, 0x2000, 0x2000, 0x2000, 0x0000, 0x0000, // 7 +0x3800, 0x4400, 0x4400, 0x3800, 0x4400, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // 8 +0x3800, 0x4400, 0x4400, 0x4400, 0x3C00, 0x0400, 0x4400, 0x3800, 0x0000, 0x0000, // 9 +0x0000, 0x0000, 0x1000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1000, 0x0000, 0x0000, // : +0x0000, 0x0000, 0x0000, 0x1000, 0x0000, 0x0000, 0x0000, 0x1000, 0x1000, 0x1000, // ; +0x0000, 0x0000, 0x0C00, 0x3000, 0x4000, 0x3000, 0x0C00, 0x0000, 0x0000, 0x0000, // < +0x0000, 0x0000, 0x0000, 0x7C00, 0x0000, 0x7C00, 0x0000, 0x0000, 0x0000, 0x0000, // = +0x0000, 0x0000, 0x6000, 0x1800, 0x0400, 0x1800, 0x6000, 0x0000, 0x0000, 0x0000, // > +0x3800, 0x4400, 0x0400, 0x0800, 0x1000, 0x1000, 0x0000, 0x1000, 0x0000, 0x0000, // ? +0x3800, 0x4400, 0x4C00, 0x5400, 0x5C00, 0x4000, 0x4000, 0x3800, 0x0000, 0x0000, // @ +0x1000, 0x2800, 0x2800, 0x2800, 0x2800, 0x7C00, 0x4400, 0x4400, 0x0000, 0x0000, // A +0x7800, 0x4400, 0x4400, 0x7800, 0x4400, 0x4400, 0x4400, 0x7800, 0x0000, 0x0000, // B +0x3800, 0x4400, 0x4000, 0x4000, 0x4000, 0x4000, 0x4400, 0x3800, 0x0000, 0x0000, // C +0x7000, 0x4800, 0x4400, 0x4400, 0x4400, 0x4400, 0x4800, 0x7000, 0x0000, 0x0000, // D +0x7C00, 0x4000, 0x4000, 0x7C00, 0x4000, 0x4000, 0x4000, 0x7C00, 0x0000, 0x0000, // E +0x7C00, 0x4000, 0x4000, 0x7800, 0x4000, 0x4000, 0x4000, 0x4000, 0x0000, 0x0000, // F +0x3800, 0x4400, 0x4000, 0x4000, 0x5C00, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // G +0x4400, 0x4400, 0x4400, 0x7C00, 0x4400, 0x4400, 0x4400, 0x4400, 0x0000, 0x0000, // H +0x3800, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x3800, 0x0000, 0x0000, // I +0x0400, 0x0400, 0x0400, 0x0400, 0x0400, 0x0400, 0x4400, 0x3800, 0x0000, 0x0000, // J +0x4400, 0x4800, 0x5000, 0x6000, 0x5000, 0x4800, 0x4800, 0x4400, 0x0000, 0x0000, // K +0x4000, 0x4000, 0x4000, 0x4000, 0x4000, 0x4000, 0x4000, 0x7C00, 0x0000, 0x0000, // L +0x4400, 0x6C00, 0x6C00, 0x5400, 0x4400, 0x4400, 0x4400, 0x4400, 0x0000, 0x0000, // M +0x4400, 0x6400, 0x6400, 0x5400, 0x5400, 0x4C00, 0x4C00, 0x4400, 0x0000, 0x0000, // N +0x3800, 0x4400, 0x4400, 0x4400, 0x4400, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // O +0x7800, 0x4400, 0x4400, 0x4400, 0x7800, 0x4000, 0x4000, 0x4000, 0x0000, 0x0000, // P +0x3800, 0x4400, 0x4400, 0x4400, 0x4400, 0x4400, 0x5400, 0x3800, 0x0400, 0x0000, // Q +0x7800, 0x4400, 0x4400, 0x4400, 0x7800, 0x4800, 0x4800, 0x4400, 0x0000, 0x0000, // R +0x3800, 0x4400, 0x4000, 0x3000, 0x0800, 0x0400, 0x4400, 0x3800, 0x0000, 0x0000, // S +0x7C00, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x0000, // T +0x4400, 0x4400, 0x4400, 0x4400, 0x4400, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // U +0x4400, 0x4400, 0x4400, 0x2800, 0x2800, 0x2800, 0x1000, 0x1000, 0x0000, 0x0000, // V +0x4400, 0x4400, 0x5400, 0x5400, 0x5400, 0x6C00, 0x2800, 0x2800, 0x0000, 0x0000, // W +0x4400, 0x2800, 0x2800, 0x1000, 0x1000, 0x2800, 0x2800, 0x4400, 0x0000, 0x0000, // X +0x4400, 0x4400, 0x2800, 0x2800, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x0000, // Y +0x7C00, 0x0400, 0x0800, 0x1000, 0x1000, 0x2000, 0x4000, 0x7C00, 0x0000, 0x0000, // Z +0x1800, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1800, // [ +0x2000, 0x2000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0800, 0x0800, 0x0000, 0x0000, /* \ */ +0x3000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x3000, // ] +0x1000, 0x2800, 0x2800, 0x4400, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ^ +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xFE00, // _ +0x2000, 0x1000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ` +0x0000, 0x0000, 0x3800, 0x4400, 0x3C00, 0x4400, 0x4C00, 0x3400, 0x0000, 0x0000, // a +0x4000, 0x4000, 0x5800, 0x6400, 0x4400, 0x4400, 0x6400, 0x5800, 0x0000, 0x0000, // b +0x0000, 0x0000, 0x3800, 0x4400, 0x4000, 0x4000, 0x4400, 0x3800, 0x0000, 0x0000, // c +0x0400, 0x0400, 0x3400, 0x4C00, 0x4400, 0x4400, 0x4C00, 0x3400, 0x0000, 0x0000, // d +0x0000, 0x0000, 0x3800, 0x4400, 0x7C00, 0x4000, 0x4400, 0x3800, 0x0000, 0x0000, // e +0x0C00, 0x1000, 0x7C00, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x0000, // f +0x0000, 0x0000, 0x3400, 0x4C00, 0x4400, 0x4400, 0x4C00, 0x3400, 0x0400, 0x7800, // g +0x4000, 0x4000, 0x5800, 0x6400, 0x4400, 0x4400, 0x4400, 0x4400, 0x0000, 0x0000, // h +0x1000, 0x0000, 0x7000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x0000, // i +0x1000, 0x0000, 0x7000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0xE000, // j +0x4000, 0x4000, 0x4800, 0x5000, 0x6000, 0x5000, 0x4800, 0x4400, 0x0000, 0x0000, // k +0x7000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x0000, 0x0000, // l +0x0000, 0x0000, 0x7800, 0x5400, 0x5400, 0x5400, 0x5400, 0x5400, 0x0000, 0x0000, // m +0x0000, 0x0000, 0x5800, 0x6400, 0x4400, 0x4400, 0x4400, 0x4400, 0x0000, 0x0000, // n +0x0000, 0x0000, 0x3800, 0x4400, 0x4400, 0x4400, 0x4400, 0x3800, 0x0000, 0x0000, // o +0x0000, 0x0000, 0x5800, 0x6400, 0x4400, 0x4400, 0x6400, 0x5800, 0x4000, 0x4000, // p +0x0000, 0x0000, 0x3400, 0x4C00, 0x4400, 0x4400, 0x4C00, 0x3400, 0x0400, 0x0400, // q +0x0000, 0x0000, 0x5800, 0x6400, 0x4000, 0x4000, 0x4000, 0x4000, 0x0000, 0x0000, // r +0x0000, 0x0000, 0x3800, 0x4400, 0x3000, 0x0800, 0x4400, 0x3800, 0x0000, 0x0000, // s +0x2000, 0x2000, 0x7800, 0x2000, 0x2000, 0x2000, 0x2000, 0x1800, 0x0000, 0x0000, // t +0x0000, 0x0000, 0x4400, 0x4400, 0x4400, 0x4400, 0x4C00, 0x3400, 0x0000, 0x0000, // u +0x0000, 0x0000, 0x4400, 0x4400, 0x2800, 0x2800, 0x2800, 0x1000, 0x0000, 0x0000, // v +0x0000, 0x0000, 0x5400, 0x5400, 0x5400, 0x6C00, 0x2800, 0x2800, 0x0000, 0x0000, // w +0x0000, 0x0000, 0x4400, 0x2800, 0x1000, 0x1000, 0x2800, 0x4400, 0x0000, 0x0000, // x +0x0000, 0x0000, 0x4400, 0x4400, 0x2800, 0x2800, 0x1000, 0x1000, 0x1000, 0x6000, // y +0x0000, 0x0000, 0x7C00, 0x0800, 0x1000, 0x2000, 0x4000, 0x7C00, 0x0000, 0x0000, // z +0x1800, 0x1000, 0x1000, 0x1000, 0x2000, 0x2000, 0x1000, 0x1000, 0x1000, 0x1800, // { +0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, 0x1000, // | +0x3000, 0x1000, 0x1000, 0x1000, 0x0800, 0x0800, 0x1000, 0x1000, 0x1000, 0x3000, // } +0x0000, 0x0000, 0x0000, 0x7400, 0x4C00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ~ +}; +/* +const uint16_t Font11x18 [] = { +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // sp +0x0000, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0000, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // ! +0x0000, 0x1B00, 0x1B00, 0x1B00, 0x1B00, 0x1B00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // " +0x0000, 0x1980, 0x1980, 0x1980, 0x1980, 0x7FC0, 0x7FC0, 0x1980, 0x3300, 0x7FC0, 0x7FC0, 0x3300, 0x3300, 0x3300, 0x3300, 0x0000, 0x0000, 0x0000, // # +0x0000, 0x1E00, 0x3F00, 0x7580, 0x6580, 0x7400, 0x3C00, 0x1E00, 0x0700, 0x0580, 0x6580, 0x6580, 0x7580, 0x3F00, 0x1E00, 0x0400, 0x0400, 0x0000, // $ +0x0000, 0x7000, 0xD800, 0xD840, 0xD8C0, 0xD980, 0x7300, 0x0600, 0x0C00, 0x1B80, 0x36C0, 0x66C0, 0x46C0, 0x06C0, 0x0380, 0x0000, 0x0000, 0x0000, // % +0x0000, 0x1E00, 0x3F00, 0x3300, 0x3300, 0x3300, 0x1E00, 0x0C00, 0x3CC0, 0x66C0, 0x6380, 0x6180, 0x6380, 0x3EC0, 0x1C80, 0x0000, 0x0000, 0x0000, // & +0x0000, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ' +0x0080, 0x0100, 0x0300, 0x0600, 0x0600, 0x0400, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0400, 0x0600, 0x0600, 0x0300, 0x0100, 0x0080, // ( +0x2000, 0x1000, 0x1800, 0x0C00, 0x0C00, 0x0400, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0400, 0x0C00, 0x0C00, 0x1800, 0x1000, 0x2000, // ) +0x0000, 0x0C00, 0x2D00, 0x3F00, 0x1E00, 0x3300, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // * +0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0xFFC0, 0xFFC0, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // + +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0400, 0x0400, 0x0800, // , +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1E00, 0x1E00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // - +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // . +0x0000, 0x0300, 0x0300, 0x0300, 0x0600, 0x0600, 0x0600, 0x0600, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x1800, 0x1800, 0x1800, 0x0000, 0x0000, 0x0000, // / +0x0000, 0x1E00, 0x3F00, 0x3300, 0x6180, 0x6180, 0x6180, 0x6D80, 0x6D80, 0x6180, 0x6180, 0x6180, 0x3300, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // 0 +0x0000, 0x0600, 0x0E00, 0x1E00, 0x3600, 0x2600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0000, 0x0000, 0x0000, // 1 +0x0000, 0x1E00, 0x3F00, 0x7380, 0x6180, 0x6180, 0x0180, 0x0300, 0x0600, 0x0C00, 0x1800, 0x3000, 0x6000, 0x7F80, 0x7F80, 0x0000, 0x0000, 0x0000, // 2 +0x0000, 0x1C00, 0x3E00, 0x6300, 0x6300, 0x0300, 0x0E00, 0x0E00, 0x0300, 0x0180, 0x0180, 0x6180, 0x7380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // 3 +0x0000, 0x0600, 0x0E00, 0x0E00, 0x1E00, 0x1E00, 0x1600, 0x3600, 0x3600, 0x6600, 0x7F80, 0x7F80, 0x0600, 0x0600, 0x0600, 0x0000, 0x0000, 0x0000, // 4 +0x0000, 0x7F00, 0x7F00, 0x6000, 0x6000, 0x6000, 0x6E00, 0x7F00, 0x6380, 0x0180, 0x0180, 0x6180, 0x7380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // 5 +0x0000, 0x1E00, 0x3F00, 0x3380, 0x6180, 0x6000, 0x6E00, 0x7F00, 0x7380, 0x6180, 0x6180, 0x6180, 0x3380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // 6 +0x0000, 0x7F80, 0x7F80, 0x0180, 0x0300, 0x0300, 0x0600, 0x0600, 0x0C00, 0x0C00, 0x0C00, 0x0800, 0x1800, 0x1800, 0x1800, 0x0000, 0x0000, 0x0000, // 7 +0x0000, 0x1E00, 0x3F00, 0x6380, 0x6180, 0x6180, 0x2100, 0x1E00, 0x3F00, 0x6180, 0x6180, 0x6180, 0x6180, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // 8 +0x0000, 0x1E00, 0x3F00, 0x7300, 0x6180, 0x6180, 0x6180, 0x7380, 0x3F80, 0x1D80, 0x0180, 0x6180, 0x7300, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // 9 +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // : +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0C00, 0x0C00, 0x0400, 0x0400, 0x0800, // ; +0x0000, 0x0000, 0x0000, 0x0000, 0x0080, 0x0380, 0x0E00, 0x3800, 0x6000, 0x3800, 0x0E00, 0x0380, 0x0080, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // < +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x7F80, 0x7F80, 0x0000, 0x0000, 0x7F80, 0x7F80, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // = +0x0000, 0x0000, 0x0000, 0x0000, 0x4000, 0x7000, 0x1C00, 0x0700, 0x0180, 0x0700, 0x1C00, 0x7000, 0x4000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // > +0x0000, 0x1F00, 0x3F80, 0x71C0, 0x60C0, 0x00C0, 0x01C0, 0x0380, 0x0700, 0x0E00, 0x0C00, 0x0C00, 0x0000, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // ? +0x0000, 0x1E00, 0x3F00, 0x3180, 0x7180, 0x6380, 0x6F80, 0x6D80, 0x6D80, 0x6F80, 0x6780, 0x6000, 0x3200, 0x3E00, 0x1C00, 0x0000, 0x0000, 0x0000, // @ +0x0000, 0x0E00, 0x0E00, 0x1B00, 0x1B00, 0x1B00, 0x1B00, 0x3180, 0x3180, 0x3F80, 0x3F80, 0x3180, 0x60C0, 0x60C0, 0x60C0, 0x0000, 0x0000, 0x0000, // A +0x0000, 0x7C00, 0x7E00, 0x6300, 0x6300, 0x6300, 0x6300, 0x7E00, 0x7E00, 0x6300, 0x6180, 0x6180, 0x6380, 0x7F00, 0x7E00, 0x0000, 0x0000, 0x0000, // B +0x0000, 0x1E00, 0x3F00, 0x3180, 0x6180, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6180, 0x3180, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // C +0x0000, 0x7C00, 0x7F00, 0x6300, 0x6380, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6300, 0x6300, 0x7E00, 0x7C00, 0x0000, 0x0000, 0x0000, // D +0x0000, 0x7F80, 0x7F80, 0x6000, 0x6000, 0x6000, 0x6000, 0x7F00, 0x7F00, 0x6000, 0x6000, 0x6000, 0x6000, 0x7F80, 0x7F80, 0x0000, 0x0000, 0x0000, // E +0x0000, 0x7F80, 0x7F80, 0x6000, 0x6000, 0x6000, 0x6000, 0x7F00, 0x7F00, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x0000, 0x0000, 0x0000, // F +0x0000, 0x1E00, 0x3F00, 0x3180, 0x6180, 0x6000, 0x6000, 0x6000, 0x6380, 0x6380, 0x6180, 0x6180, 0x3180, 0x3F80, 0x1E00, 0x0000, 0x0000, 0x0000, // G +0x0000, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x7F80, 0x7F80, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x0000, 0x0000, 0x0000, // H +0x0000, 0x3F00, 0x3F00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x3F00, 0x3F00, 0x0000, 0x0000, 0x0000, // I +0x0000, 0x0180, 0x0180, 0x0180, 0x0180, 0x0180, 0x0180, 0x0180, 0x0180, 0x0180, 0x6180, 0x6180, 0x7380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // J +0x0000, 0x60C0, 0x6180, 0x6300, 0x6600, 0x6600, 0x6C00, 0x7800, 0x7C00, 0x6600, 0x6600, 0x6300, 0x6180, 0x6180, 0x60C0, 0x0000, 0x0000, 0x0000, // K +0x0000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x7F80, 0x7F80, 0x0000, 0x0000, 0x0000, // L +0x0000, 0x71C0, 0x71C0, 0x7BC0, 0x7AC0, 0x6AC0, 0x6AC0, 0x6EC0, 0x64C0, 0x60C0, 0x60C0, 0x60C0, 0x60C0, 0x60C0, 0x60C0, 0x0000, 0x0000, 0x0000, // M +0x0000, 0x7180, 0x7180, 0x7980, 0x7980, 0x7980, 0x6D80, 0x6D80, 0x6D80, 0x6580, 0x6780, 0x6780, 0x6780, 0x6380, 0x6380, 0x0000, 0x0000, 0x0000, // N +0x0000, 0x1E00, 0x3F00, 0x3300, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x3300, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // O +0x0000, 0x7E00, 0x7F00, 0x6380, 0x6180, 0x6180, 0x6180, 0x6380, 0x7F00, 0x7E00, 0x6000, 0x6000, 0x6000, 0x6000, 0x6000, 0x0000, 0x0000, 0x0000, // P +0x0000, 0x1E00, 0x3F00, 0x3300, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6580, 0x6780, 0x3300, 0x3F80, 0x1E40, 0x0000, 0x0000, 0x0000, // Q +0x0000, 0x7E00, 0x7F00, 0x6380, 0x6180, 0x6180, 0x6380, 0x7F00, 0x7E00, 0x6600, 0x6300, 0x6300, 0x6180, 0x6180, 0x60C0, 0x0000, 0x0000, 0x0000, // R +0x0000, 0x0E00, 0x1F00, 0x3180, 0x3180, 0x3000, 0x3800, 0x1E00, 0x0700, 0x0380, 0x6180, 0x6180, 0x3180, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // S +0x0000, 0xFFC0, 0xFFC0, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // T +0x0000, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // U +0x0000, 0x60C0, 0x60C0, 0x60C0, 0x3180, 0x3180, 0x3180, 0x1B00, 0x1B00, 0x1B00, 0x1B00, 0x0E00, 0x0E00, 0x0E00, 0x0400, 0x0000, 0x0000, 0x0000, // V +0x0000, 0xC0C0, 0xC0C0, 0xC0C0, 0xC0C0, 0xC0C0, 0xCCC0, 0x4C80, 0x4C80, 0x5E80, 0x5280, 0x5280, 0x7380, 0x6180, 0x6180, 0x0000, 0x0000, 0x0000, // W +0x0000, 0xC0C0, 0x6080, 0x6180, 0x3300, 0x3B00, 0x1E00, 0x0C00, 0x0C00, 0x1E00, 0x1F00, 0x3B00, 0x7180, 0x6180, 0xC0C0, 0x0000, 0x0000, 0x0000, // X +0x0000, 0xC0C0, 0x6180, 0x6180, 0x3300, 0x3300, 0x1E00, 0x1E00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // Y +0x0000, 0x3F80, 0x3F80, 0x0180, 0x0300, 0x0300, 0x0600, 0x0C00, 0x0C00, 0x1800, 0x1800, 0x3000, 0x6000, 0x7F80, 0x7F80, 0x0000, 0x0000, 0x0000, // Z +0x0F00, 0x0F00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0F00, 0x0F00, // [ +0x0000, 0x1800, 0x1800, 0x1800, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0600, 0x0600, 0x0600, 0x0600, 0x0300, 0x0300, 0x0300, 0x0000, 0x0000, 0x0000, /* \ +0x1E00, 0x1E00, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x1E00, 0x1E00, // ] +0x0000, 0x0C00, 0x0C00, 0x1E00, 0x1200, 0x3300, 0x3300, 0x6180, 0x6180, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ^ +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xFFE0, 0x0000, // _ +0x0000, 0x3800, 0x1800, 0x0C00, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ` +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1F00, 0x3F80, 0x6180, 0x0180, 0x1F80, 0x3F80, 0x6180, 0x6380, 0x7F80, 0x38C0, 0x0000, 0x0000, 0x0000, // a +0x0000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6E00, 0x7F00, 0x7380, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x7F00, 0x6E00, 0x0000, 0x0000, 0x0000, // b +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1E00, 0x3F00, 0x7380, 0x6180, 0x6000, 0x6000, 0x6180, 0x7380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // c +0x0000, 0x0180, 0x0180, 0x0180, 0x0180, 0x1D80, 0x3F80, 0x7380, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x3F80, 0x1D80, 0x0000, 0x0000, 0x0000, // d +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1E00, 0x3F00, 0x7300, 0x6180, 0x7F80, 0x7F80, 0x6000, 0x7180, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // e +0x0000, 0x07C0, 0x0FC0, 0x0C00, 0x0C00, 0x7F80, 0x7F80, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0000, 0x0000, 0x0000, // f +0x0000, 0x0000, 0x0000, 0x0000, 0x1D80, 0x3F80, 0x7380, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x3F80, 0x1D80, 0x0180, 0x6380, 0x7F00, 0x3E00, // g +0x0000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6F00, 0x7F80, 0x7180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x0000, 0x0000, 0x0000, // h +0x0000, 0x0600, 0x0600, 0x0000, 0x0000, 0x3E00, 0x3E00, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0000, 0x0000, 0x0000, // i +0x0600, 0x0600, 0x0000, 0x0000, 0x3E00, 0x3E00, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x4600, 0x7E00, 0x3C00, // j +0x0000, 0x6000, 0x6000, 0x6000, 0x6000, 0x6180, 0x6300, 0x6600, 0x6C00, 0x7C00, 0x7600, 0x6300, 0x6300, 0x6180, 0x60C0, 0x0000, 0x0000, 0x0000, // k +0x0000, 0x3E00, 0x3E00, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0000, 0x0000, 0x0000, // l +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xDD80, 0xFFC0, 0xCEC0, 0xCCC0, 0xCCC0, 0xCCC0, 0xCCC0, 0xCCC0, 0xCCC0, 0xCCC0, 0x0000, 0x0000, 0x0000, // m +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x6F00, 0x7F80, 0x7180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x0000, 0x0000, 0x0000, // n +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1E00, 0x3F00, 0x7380, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x3F00, 0x1E00, 0x0000, 0x0000, 0x0000, // o +0x0000, 0x0000, 0x0000, 0x0000, 0x6E00, 0x7F00, 0x7380, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x7F00, 0x6E00, 0x6000, 0x6000, 0x6000, 0x6000, // p +0x0000, 0x0000, 0x0000, 0x0000, 0x1D80, 0x3F80, 0x7380, 0x6180, 0x6180, 0x6180, 0x6180, 0x7380, 0x3F80, 0x1D80, 0x0180, 0x0180, 0x0180, 0x0180, // q +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x6700, 0x3F80, 0x3900, 0x3000, 0x3000, 0x3000, 0x3000, 0x3000, 0x3000, 0x3000, 0x0000, 0x0000, 0x0000, // r +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x1E00, 0x3F80, 0x6180, 0x6000, 0x7F00, 0x3F80, 0x0180, 0x6180, 0x7F00, 0x1E00, 0x0000, 0x0000, 0x0000, // s +0x0000, 0x0000, 0x0800, 0x1800, 0x1800, 0x7F00, 0x7F00, 0x1800, 0x1800, 0x1800, 0x1800, 0x1800, 0x1800, 0x1F80, 0x0F80, 0x0000, 0x0000, 0x0000, // t +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6180, 0x6380, 0x7F80, 0x3D80, 0x0000, 0x0000, 0x0000, // u +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x60C0, 0x3180, 0x3180, 0x3180, 0x1B00, 0x1B00, 0x1B00, 0x0E00, 0x0E00, 0x0600, 0x0000, 0x0000, 0x0000, // v +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xDD80, 0xDD80, 0xDD80, 0x5500, 0x5500, 0x5500, 0x7700, 0x7700, 0x2200, 0x2200, 0x0000, 0x0000, 0x0000, // w +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x6180, 0x3300, 0x3300, 0x1E00, 0x0C00, 0x0C00, 0x1E00, 0x3300, 0x3300, 0x6180, 0x0000, 0x0000, 0x0000, // x +0x0000, 0x0000, 0x0000, 0x0000, 0x6180, 0x6180, 0x3180, 0x3300, 0x3300, 0x1B00, 0x1B00, 0x1B00, 0x0E00, 0x0E00, 0x0E00, 0x1C00, 0x7C00, 0x7000, // y +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x7FC0, 0x7FC0, 0x0180, 0x0300, 0x0600, 0x0C00, 0x1800, 0x3000, 0x7FC0, 0x7FC0, 0x0000, 0x0000, 0x0000, // z +0x0380, 0x0780, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0E00, 0x1C00, 0x1C00, 0x0E00, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0780, 0x0380, // { +0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, 0x0600, // | +0x3800, 0x3C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0E00, 0x0700, 0x0700, 0x0E00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x0C00, 0x3C00, 0x3800, // } +0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x3880, 0x7F80, 0x4700, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, // ~ +}; + +const uint16_t Font16x26 [] = { +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [ ] +0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03C0,0x03C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [!] +0x1E3C,0x1E3C,0x1E3C,0x1E3C,0x1E3C,0x1E3C,0x1E3C,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = ["] +0x01CE,0x03CE,0x03DE,0x039E,0x039C,0x079C,0x3FFF,0x7FFF,0x0738,0x0F38,0x0F78,0x0F78,0x0E78,0xFFFF,0xFFFF,0x1EF0,0x1CF0,0x1CE0,0x3CE0,0x3DE0,0x39E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [#] +0x03FC,0x0FFE,0x1FEE,0x1EE0,0x1EE0,0x1EE0,0x1EE0,0x1FE0,0x0FE0,0x07E0,0x03F0,0x01FC,0x01FE,0x01FE,0x01FE,0x01FE,0x01FE,0x01FE,0x3DFE,0x3FFC,0x0FF0,0x01E0,0x01E0,0x0000,0x0000,0x0000, // Ascii = [$] +0x3E03,0xF707,0xE78F,0xE78E,0xE39E,0xE3BC,0xE7B8,0xE7F8,0xF7F0,0x3FE0,0x01C0,0x03FF,0x07FF,0x07F3,0x0FF3,0x1EF3,0x3CF3,0x38F3,0x78F3,0xF07F,0xE03F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [%] +0x07E0,0x0FF8,0x0F78,0x1F78,0x1F78,0x1F78,0x0F78,0x0FF0,0x0FE0,0x1F80,0x7FC3,0xFBC3,0xF3E7,0xF1F7,0xF0F7,0xF0FF,0xF07F,0xF83E,0x7C7F,0x3FFF,0x1FEF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [&] +0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03C0,0x01C0,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = ['] +0x003F,0x007C,0x01F0,0x01E0,0x03C0,0x07C0,0x0780,0x0780,0x0F80,0x0F00,0x0F00,0x0F00,0x0F00,0x0F00,0x0F00,0x0F80,0x0780,0x0780,0x07C0,0x03C0,0x01E0,0x01F0,0x007C,0x003F,0x000F,0x0000, // Ascii = [(] +0x7E00,0x1F00,0x07C0,0x03C0,0x01E0,0x01F0,0x00F0,0x00F0,0x00F8,0x0078,0x0078,0x0078,0x0078,0x0078,0x0078,0x00F8,0x00F0,0x00F0,0x01F0,0x01E0,0x03C0,0x07C0,0x1F00,0x7E00,0x7800,0x0000, // Ascii = [)] +0x03E0,0x03C0,0x01C0,0x39CE,0x3FFF,0x3F7F,0x0320,0x0370,0x07F8,0x0F78,0x1F3C,0x0638,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [*] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0xFFFF,0xFFFF,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [+] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x03E0,0x01E0,0x01E0,0x01E0,0x01C0,0x0380, // Ascii = [,] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x3FFE,0x3FFE,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [-] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [.] +0x000F,0x000F,0x001E,0x001E,0x003C,0x003C,0x0078,0x0078,0x00F0,0x00F0,0x01E0,0x01E0,0x03C0,0x03C0,0x0780,0x0780,0x0F00,0x0F00,0x1E00,0x1E00,0x3C00,0x3C00,0x7800,0x7800,0xF000,0x0000, // Ascii = [/] +0x07F0,0x0FF8,0x1F7C,0x3E3E,0x3C1E,0x7C1F,0x7C1F,0x780F,0x780F,0x780F,0x780F,0x780F,0x780F,0x780F,0x7C1F,0x7C1F,0x3C1E,0x3E3E,0x1F7C,0x0FF8,0x07F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [0] +0x00F0,0x07F0,0x3FF0,0x3FF0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x3FFF,0x3FFF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [1] +0x0FE0,0x3FF8,0x3C7C,0x003C,0x003E,0x003E,0x003E,0x003C,0x003C,0x007C,0x00F8,0x01F0,0x03E0,0x07C0,0x0780,0x0F00,0x1E00,0x3E00,0x3C00,0x3FFE,0x3FFE,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [2] +0x0FF0,0x1FF8,0x1C7C,0x003E,0x003E,0x003E,0x003C,0x003C,0x00F8,0x0FF0,0x0FF8,0x007C,0x003E,0x001E,0x001E,0x001E,0x001E,0x003E,0x1C7C,0x1FF8,0x1FE0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [3] +0x0078,0x00F8,0x00F8,0x01F8,0x03F8,0x07F8,0x07F8,0x0F78,0x1E78,0x1E78,0x3C78,0x7878,0x7878,0xFFFF,0xFFFF,0x0078,0x0078,0x0078,0x0078,0x0078,0x0078,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [4] +0x1FFC,0x1FFC,0x1FFC,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x1FE0,0x1FF8,0x00FC,0x007C,0x003E,0x003E,0x001E,0x003E,0x003E,0x003C,0x1C7C,0x1FF8,0x1FE0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [5] +0x01FC,0x07FE,0x0F8E,0x1F00,0x1E00,0x3E00,0x3C00,0x3C00,0x3DF8,0x3FFC,0x7F3E,0x7E1F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3E0F,0x1E1F,0x1F3E,0x0FFC,0x03F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [6] +0x3FFF,0x3FFF,0x3FFF,0x000F,0x001E,0x001E,0x003C,0x0038,0x0078,0x00F0,0x00F0,0x01E0,0x01E0,0x03C0,0x03C0,0x0780,0x0F80,0x0F80,0x0F00,0x1F00,0x1F00,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [7] +0x07F8,0x0FFC,0x1F3E,0x1E1E,0x3E1E,0x3E1E,0x1E1E,0x1F3C,0x0FF8,0x07F0,0x0FF8,0x1EFC,0x3E3E,0x3C1F,0x7C1F,0x7C0F,0x7C0F,0x3C1F,0x3F3E,0x1FFC,0x07F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [8] +0x07F0,0x0FF8,0x1E7C,0x3C3E,0x3C1E,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x3C1F,0x3E3F,0x1FFF,0x07EF,0x001F,0x001E,0x001E,0x003E,0x003C,0x38F8,0x3FF0,0x1FE0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [9] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [:] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03E0,0x03E0,0x03E0,0x03E0,0x01E0,0x01E0,0x01E0,0x03C0,0x0380, // Ascii = [;] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0003,0x000F,0x003F,0x00FC,0x03F0,0x0FC0,0x3F00,0xFE00,0x3F00,0x0FC0,0x03F0,0x00FC,0x003F,0x000F,0x0003,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [<] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xFFFF,0xFFFF,0x0000,0x0000,0x0000,0xFFFF,0xFFFF,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [=] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xE000,0xF800,0x7E00,0x1F80,0x07E0,0x01F8,0x007E,0x001F,0x007E,0x01F8,0x07E0,0x1F80,0x7E00,0xF800,0xE000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [>] +0x1FF0,0x3FFC,0x383E,0x381F,0x381F,0x001E,0x001E,0x003C,0x0078,0x00F0,0x01E0,0x03C0,0x03C0,0x07C0,0x07C0,0x0000,0x0000,0x0000,0x07C0,0x07C0,0x07C0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [?] +0x03F8,0x0FFE,0x1F1E,0x3E0F,0x3C7F,0x78FF,0x79EF,0x73C7,0xF3C7,0xF38F,0xF38F,0xF38F,0xF39F,0xF39F,0x73FF,0x7BFF,0x79F7,0x3C00,0x1F1C,0x0FFC,0x03F8,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [@] +0x0000,0x0000,0x0000,0x03E0,0x03E0,0x07F0,0x07F0,0x07F0,0x0F78,0x0F78,0x0E7C,0x1E3C,0x1E3C,0x3C3E,0x3FFE,0x3FFF,0x781F,0x780F,0xF00F,0xF007,0xF007,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [A] +0x0000,0x0000,0x0000,0x3FF8,0x3FFC,0x3C3E,0x3C1E,0x3C1E,0x3C1E,0x3C3E,0x3C7C,0x3FF0,0x3FF8,0x3C7E,0x3C1F,0x3C1F,0x3C0F,0x3C0F,0x3C1F,0x3FFE,0x3FF8,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [B] +0x0000,0x0000,0x0000,0x01FF,0x07FF,0x1F87,0x3E00,0x3C00,0x7C00,0x7800,0x7800,0x7800,0x7800,0x7800,0x7C00,0x7C00,0x3E00,0x3F00,0x1F83,0x07FF,0x01FF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [C] +0x0000,0x0000,0x0000,0x7FF0,0x7FFC,0x787E,0x781F,0x781F,0x780F,0x780F,0x780F,0x780F,0x780F,0x780F,0x780F,0x780F,0x781F,0x781E,0x787E,0x7FF8,0x7FE0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [D] +0x0000,0x0000,0x0000,0x3FFF,0x3FFF,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3FFE,0x3FFE,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3FFF,0x3FFF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [E] +0x0000,0x0000,0x0000,0x1FFF,0x1FFF,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x1FFF,0x1FFF,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x1E00,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [F] +0x0000,0x0000,0x0000,0x03FE,0x0FFF,0x1F87,0x3E00,0x7C00,0x7C00,0x7800,0xF800,0xF800,0xF87F,0xF87F,0x780F,0x7C0F,0x7C0F,0x3E0F,0x1F8F,0x0FFF,0x03FE,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [G] +0x0000,0x0000,0x0000,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7FFF,0x7FFF,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x7C1F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [H] +0x0000,0x0000,0x0000,0x3FFF,0x3FFF,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x3FFF,0x3FFF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [I] +0x0000,0x0000,0x0000,0x1FFC,0x1FFC,0x007C,0x007C,0x007C,0x007C,0x007C,0x007C,0x007C,0x007C,0x007C,0x007C,0x007C,0x0078,0x0078,0x38F8,0x3FF0,0x3FC0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [J] +0x0000,0x0000,0x0000,0x3C1F,0x3C1E,0x3C3C,0x3C78,0x3CF0,0x3DE0,0x3FE0,0x3FC0,0x3F80,0x3FC0,0x3FE0,0x3DF0,0x3CF0,0x3C78,0x3C7C,0x3C3E,0x3C1F,0x3C0F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [K] +0x0000,0x0000,0x0000,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3FFF,0x3FFF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [L] +0x0000,0x0000,0x0000,0xF81F,0xFC1F,0xFC1F,0xFE3F,0xFE3F,0xFE3F,0xFF7F,0xFF77,0xFF77,0xF7F7,0xF7E7,0xF3E7,0xF3E7,0xF3C7,0xF007,0xF007,0xF007,0xF007,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [M] +0x0000,0x0000,0x0000,0x7C0F,0x7C0F,0x7E0F,0x7F0F,0x7F0F,0x7F8F,0x7F8F,0x7FCF,0x7BEF,0x79EF,0x79FF,0x78FF,0x78FF,0x787F,0x783F,0x783F,0x781F,0x781F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [N] +0x0000,0x0000,0x0000,0x07F0,0x1FFC,0x3E3E,0x7C1F,0x780F,0x780F,0xF80F,0xF80F,0xF80F,0xF80F,0xF80F,0xF80F,0x780F,0x780F,0x7C1F,0x3E3E,0x1FFC,0x07F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [O] +0x0000,0x0000,0x0000,0x3FFC,0x3FFF,0x3E1F,0x3E0F,0x3E0F,0x3E0F,0x3E0F,0x3E1F,0x3E3F,0x3FFC,0x3FF0,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x3E00,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [P] +0x0000,0x0000,0x0000,0x07F0,0x1FFC,0x3E3E,0x7C1F,0x780F,0x780F,0xF80F,0xF80F,0xF80F,0xF80F,0xF80F,0xF80F,0x780F,0x780F,0x7C1F,0x3E3E,0x1FFC,0x07F8,0x007C,0x003F,0x000F,0x0003,0x0000, // Ascii = [Q] +0x0000,0x0000,0x0000,0x3FF0,0x3FFC,0x3C7E,0x3C3E,0x3C1E,0x3C1E,0x3C3E,0x3C3C,0x3CFC,0x3FF0,0x3FE0,0x3DF0,0x3CF8,0x3C7C,0x3C3E,0x3C1E,0x3C1F,0x3C0F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [R] +0x0000,0x0000,0x0000,0x07FC,0x1FFE,0x3E0E,0x3C00,0x3C00,0x3C00,0x3E00,0x1FC0,0x0FF8,0x03FE,0x007F,0x001F,0x000F,0x000F,0x201F,0x3C3E,0x3FFC,0x1FF0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [S] +0x0000,0x0000,0x0000,0xFFFF,0xFFFF,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [T] +0x0000,0x0000,0x0000,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x7C0F,0x3C1E,0x3C1E,0x3E3E,0x1FFC,0x07F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [U] +0x0000,0x0000,0x0000,0xF007,0xF007,0xF807,0x780F,0x7C0F,0x3C1E,0x3C1E,0x3E1E,0x1E3C,0x1F3C,0x1F78,0x0F78,0x0FF8,0x07F0,0x07F0,0x07F0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [V] +0x0000,0x0000,0x0000,0xE003,0xF003,0xF003,0xF007,0xF3E7,0xF3E7,0xF3E7,0x73E7,0x7BF7,0x7FF7,0x7FFF,0x7F7F,0x7F7F,0x7F7E,0x3F7E,0x3E3E,0x3E3E,0x3E3E,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [W] +0x0000,0x0000,0x0000,0xF807,0x7C0F,0x3E1E,0x3E3E,0x1F3C,0x0FF8,0x07F0,0x07E0,0x03E0,0x03E0,0x07F0,0x0FF8,0x0F7C,0x1E7C,0x3C3E,0x781F,0x780F,0xF00F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [X] +0x0000,0x0000,0x0000,0xF807,0x7807,0x7C0F,0x3C1E,0x3E1E,0x1F3C,0x0F78,0x0FF8,0x07F0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [Y] +0x0000,0x0000,0x0000,0x7FFF,0x7FFF,0x000F,0x001F,0x003E,0x007C,0x00F8,0x00F0,0x01E0,0x03E0,0x07C0,0x0F80,0x0F00,0x1E00,0x3E00,0x7C00,0x7FFF,0x7FFF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [Z] +0x07FF,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x07FF,0x07FF,0x0000, // Ascii = [[] +0x7800,0x7800,0x3C00,0x3C00,0x1E00,0x1E00,0x0F00,0x0F00,0x0780,0x0780,0x03C0,0x03C0,0x01E0,0x01E0,0x00F0,0x00F0,0x0078,0x0078,0x003C,0x003C,0x001E,0x001E,0x000F,0x000F,0x0007,0x0000, // Ascii = [\] +0x7FF0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x00F0,0x7FF0,0x7FF0,0x0000, // Ascii = []] +0x00C0,0x01C0,0x01C0,0x03E0,0x03E0,0x07F0,0x07F0,0x0778,0x0F78,0x0F38,0x1E3C,0x1E3C,0x3C1E,0x3C1E,0x380F,0x780F,0x7807,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [^] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xFFFF,0xFFFF,0x0000,0x0000,0x0000, // Ascii = [_] +0x00F0,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [`] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0FF8,0x3FFC,0x3C7C,0x003E,0x003E,0x003E,0x07FE,0x1FFE,0x3E3E,0x7C3E,0x783E,0x7C3E,0x7C7E,0x3FFF,0x1FCF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [a] +0x3C00,0x3C00,0x3C00,0x3C00,0x3C00,0x3C00,0x3DF8,0x3FFE,0x3F3E,0x3E1F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3C1F,0x3C1E,0x3F3E,0x3FFC,0x3BF0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [b] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03FE,0x0FFF,0x1F87,0x3E00,0x3E00,0x3C00,0x7C00,0x7C00,0x7C00,0x3C00,0x3E00,0x3E00,0x1F87,0x0FFF,0x03FE,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [c] +0x001F,0x001F,0x001F,0x001F,0x001F,0x001F,0x07FF,0x1FFF,0x3E3F,0x3C1F,0x7C1F,0x7C1F,0x7C1F,0x781F,0x781F,0x7C1F,0x7C1F,0x3C3F,0x3E7F,0x1FFF,0x0FDF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [d] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x03F8,0x0FFC,0x1F3E,0x3E1E,0x3C1F,0x7C1F,0x7FFF,0x7FFF,0x7C00,0x7C00,0x3C00,0x3E00,0x1F07,0x0FFF,0x03FE,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [e] +0x01FF,0x03E1,0x03C0,0x07C0,0x07C0,0x07C0,0x7FFF,0x7FFF,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x07C0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [f] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x07EF,0x1FFF,0x3E7F,0x3C1F,0x7C1F,0x7C1F,0x781F,0x781F,0x781F,0x7C1F,0x7C1F,0x3C3F,0x3E7F,0x1FFF,0x0FDF,0x001E,0x001E,0x001E,0x387C,0x3FF8, // Ascii = [g] +0x3C00,0x3C00,0x3C00,0x3C00,0x3C00,0x3C00,0x3DFC,0x3FFE,0x3F9E,0x3F1F,0x3E1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [h] +0x01F0,0x01F0,0x0000,0x0000,0x0000,0x0000,0x7FE0,0x7FE0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [i] +0x00F8,0x00F8,0x0000,0x0000,0x0000,0x0000,0x3FF8,0x3FF8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F8,0x00F0,0x71F0,0x7FE0, // Ascii = [j] +0x3C00,0x3C00,0x3C00,0x3C00,0x3C00,0x3C00,0x3C1F,0x3C3E,0x3C7C,0x3CF8,0x3DF0,0x3DE0,0x3FC0,0x3FC0,0x3FE0,0x3DF0,0x3CF8,0x3C7C,0x3C3E,0x3C1F,0x3C1F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [k] +0x7FF0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x01F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [l] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xF79E,0xFFFF,0xFFFF,0xFFFF,0xFBE7,0xF9E7,0xF1C7,0xF1C7,0xF1C7,0xF1C7,0xF1C7,0xF1C7,0xF1C7,0xF1C7,0xF1C7,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [m] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x3DFC,0x3FFE,0x3F9E,0x3F1F,0x3E1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x3C1F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [n] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x07F0,0x1FFC,0x3E3E,0x3C1F,0x7C1F,0x780F,0x780F,0x780F,0x780F,0x780F,0x7C1F,0x3C1F,0x3E3E,0x1FFC,0x07F0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [o] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x3DF8,0x3FFE,0x3F3E,0x3E1F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3C0F,0x3C1F,0x3E1E,0x3F3E,0x3FFC,0x3FF8,0x3C00,0x3C00,0x3C00,0x3C00,0x3C00, // Ascii = [p] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x07EE,0x1FFE,0x3E7E,0x3C1E,0x7C1E,0x781E,0x781E,0x781E,0x781E,0x781E,0x7C1E,0x7C3E,0x3E7E,0x1FFE,0x0FDE,0x001E,0x001E,0x001E,0x001E,0x001E, // Ascii = [q] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x1F7F,0x1FFF,0x1FE7,0x1FC7,0x1F87,0x1F00,0x1F00,0x1F00,0x1F00,0x1F00,0x1F00,0x1F00,0x1F00,0x1F00,0x1F00,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [r] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x07FC,0x1FFE,0x1E0E,0x3E00,0x3E00,0x3F00,0x1FE0,0x07FC,0x00FE,0x003E,0x001E,0x001E,0x3C3E,0x3FFC,0x1FF0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [s] +0x0000,0x0000,0x0000,0x0780,0x0780,0x0780,0x7FFF,0x7FFF,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x0780,0x07C0,0x03FF,0x01FF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [t] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C1E,0x3C3E,0x3C7E,0x3EFE,0x1FFE,0x0FDE,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [u] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xF007,0x780F,0x780F,0x3C1E,0x3C1E,0x3E1E,0x1E3C,0x1E3C,0x0F78,0x0F78,0x0FF0,0x07F0,0x07F0,0x03E0,0x03E0,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [v] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xF003,0xF1E3,0xF3E3,0xF3E7,0xF3F7,0xF3F7,0x7FF7,0x7F77,0x7F7F,0x7F7F,0x7F7F,0x3E3E,0x3E3E,0x3E3E,0x3E3E,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [w] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x7C0F,0x3E1E,0x3E3C,0x1F3C,0x0FF8,0x07F0,0x07F0,0x03E0,0x07F0,0x07F8,0x0FF8,0x1E7C,0x3E3E,0x3C1F,0x781F,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [x] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0xF807,0x780F,0x7C0F,0x3C1E,0x3C1E,0x1E3C,0x1E3C,0x1F3C,0x0F78,0x0FF8,0x07F0,0x07F0,0x03E0,0x03E0,0x03C0,0x03C0,0x03C0,0x0780,0x0F80,0x7F00, // Ascii = [y] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x3FFF,0x3FFF,0x001F,0x003E,0x007C,0x00F8,0x01F0,0x03E0,0x07C0,0x0F80,0x1F00,0x1E00,0x3C00,0x7FFF,0x7FFF,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [z] +0x01FE,0x03E0,0x03C0,0x03C0,0x03C0,0x03C0,0x01E0,0x01E0,0x01E0,0x01C0,0x03C0,0x3F80,0x3F80,0x03C0,0x01C0,0x01E0,0x01E0,0x01E0,0x03C0,0x03C0,0x03C0,0x03C0,0x03E0,0x01FE,0x007E,0x0000, // Ascii = [{] +0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x01C0,0x0000, // Ascii = [|] +0x3FC0,0x03E0,0x01E0,0x01E0,0x01E0,0x01E0,0x01C0,0x03C0,0x03C0,0x01C0,0x01E0,0x00FE,0x00FE,0x01E0,0x01C0,0x03C0,0x03C0,0x01C0,0x01E0,0x01E0,0x01E0,0x01E0,0x03E0,0x3FC0,0x3F00,0x0000, // Ascii = [}] +0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x3F07,0x7FC7,0x73E7,0xF1FF,0xF07E,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000, // Ascii = [~] +}; +*/ + +FontDef_t Font_7x10 = { + 7, + 10, + Font7x10 +}; +/* +FontDef_t Font_11x18 = { + 11, + 18, + Font11x18 +}; + +FontDef_t Font_16x26 = { + 16, + 26, + Font16x26 +};*/ + +char* FONTS_GetStringSize(char* str, FONTS_SIZE_t* SizeStruct, FontDef_t* Font) { + /* Fill settings */ + SizeStruct->Height = Font->FontHeight; + SizeStruct->Length = Font->FontWidth * strlen(str); + + /* Return pointer */ + return str; +} diff --git a/i2c_ex1_master/fonts.h b/i2c_ex1_master/fonts.h new file mode 100644 index 0000000..b8aa071 --- /dev/null +++ b/i2c_ex1_master/fonts.h @@ -0,0 +1,132 @@ +/** + * original author: Tilen Majerle + * modification for STM32f10x: Alexander Lutsai + + ---------------------------------------------------------------------- + Copyright (C) Alexander Lutsai, 2016 + Copyright (C) Tilen Majerle, 2015 + + This program is free software: you can redistribute it and/or modify + it under the terms of the GNU General Public License as published by + the Free Software Foundation, either version 3 of the License, or + any later version. + + This program is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + GNU General Public License for more details. + + You should have received a copy of the GNU General Public License + along with this program. If not, see . + ---------------------------------------------------------------------- + */ +#ifndef FONTS_H +#define FONTS_H 120 +typedef unsigned char uint8_t; +typedef unsigned short uint16_t; +/* C++ detection */ +#ifdef __cplusplus +extern C { +#endif + +/** + * + * Default fonts library. It is used in all LCD based libraries. + * + * \par Supported fonts + * + * Currently, these fonts are supported: + * - 7 x 10 pixels + * - 11 x 18 pixels + * - 16 x 26 pixels + + */ +#include "string.h" + +/** + * @defgroup LIB_Typedefs + * @brief Library Typedefs + * @{ + */ + +/** + * @brief Font structure used on my LCD libraries + */ +typedef struct { + uint8_t FontWidth; /*!< Font width in pixels */ + uint8_t FontHeight; /*!< Font height in pixels */ + const uint16_t *data; /*!< Pointer to data font data array */ +} FontDef_t; + +/** + * @brief String length and height + */ +typedef struct { + uint16_t Length; /*!< String length in units of pixels */ + uint16_t Height; /*!< String height in units of pixels */ +} FONTS_SIZE_t; + +/** + * @} + */ + +/** + * @defgroup FONTS_FontVariables + * @brief Library font variables + * @{ + */ + +/** + * @brief 7 x 10 pixels font size structure + */ +extern FontDef_t Font_7x10; + +/** + * @brief 11 x 18 pixels font size structure + */ +extern FontDef_t Font_11x18; + +/** + * @brief 16 x 26 pixels font size structure + */ +extern FontDef_t Font_16x26; + +/** + * @} + */ + +/** + * @defgroup FONTS_Functions + * @brief Library functions + * @{ + */ + +/** + * @brief Calculates string length and height in units of pixels depending on string and font used + * @param *str: String to be checked for length and height + * @param *SizeStruct: Pointer to empty @ref FONTS_SIZE_t structure where informations will be saved + * @param *Font: Pointer to @ref FontDef_t font used for calculations + * @retval Pointer to string used for length and height + */ +char* FONTS_GetStringSize(char* str, FONTS_SIZE_t* SizeStruct, FontDef_t* Font); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/* C++ detection */ +#ifdef __cplusplus +} +#endif + + +#endif + diff --git a/i2c_ex1_master/i2c_ex1_master.c b/i2c_ex1_master/i2c_ex1_master.c new file mode 100644 index 0000000..ef2092a --- /dev/null +++ b/i2c_ex1_master/i2c_ex1_master.c @@ -0,0 +1,185 @@ +//############################################################################# +// +// FILE: i2c_ex1_master.c +// +// TITLE: I2C Example Master. +// +//############################################################################# +// +// Included Files +// +#include "f28x_project.h" +#include "i2c_oled.h" +typedef unsigned char uint8_t; +typedef unsigned short uint16_t; +extern uint16_t I2C_TXdata[]; +extern uint16_t I2C_RXdata[]; +//////////////////////////////////////////////////////////// +// +// Main +// + +void main(void) +{ + // + // Locals + // + uint16_t index = 0U; + uint16_t count = 0U; + + // + // Initialize System Control: + // PLL, WatchDog, enable Peripheral Clocks + // + InitSysCtrl(); + + // + // Initialize GPIO + // + InitGpio(); + + // + //Configure I2C pins + // + GPIO_SetupPinMux(GPIO_PIN_SDAA, GPIO_MUX_CPU1, 6); + GPIO_SetupPinOptions(GPIO_PIN_SDAA, GPIO_OUTPUT, GPIO_PULLUP); + GPIO_SetupPinMux(GPIO_PIN_SCLA, GPIO_MUX_CPU1, 6); + GPIO_SetupPinOptions(GPIO_PIN_SCLA, GPIO_OUTPUT, GPIO_PULLUP); + + + // + // Initialize the PIE control registers to their default state. + // The default state is all PIE interrupts disabled and flags + // are cleared. + // + InitPieCtrl(); + + // + // Disable CPU interrupts and clear all CPU interrupt flags + // + IER = 0x0000; + IFR = 0x0000; + + // + // Initialize the PIE vector table with pointers to the shell Interrupt + // Service Routines (ISR) + // + InitPieVectTable(); + + // + // Set the buffer to some default non-zero value + // + for (index=0; index 0 ? (x) : -(x)) + +/* SSD1306 data buffer */ +static uint8_t SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT / 8]; + +uint16_t I2C_TXdata[16]; +uint16_t I2C_RXdata[16]; +/* Private SSD1306 structure */ +typedef struct { + uint16_t CurrentX; + uint16_t CurrentY; + uint8_t Inverted; + uint8_t Initialized; +} SSD1306_t; + +/* Private variable */ +static SSD1306_t SSD1306; +/* Функция инициализации дисплея подает управялющие комманды на микросхему управления sh1106 */ +uint8_t SSD1306_Init(void) { + + /* A little delay */ + uint32_t p = 2500; + while(p>0) + p--; + + /* Init LCD */ + SSD1306_WRITECOMMAND(0xAE); //display off + + SSD1306_WRITECOMMAND(0xB0); //Set Page Address + SSD1306_WRITECOMMAND(0x40); //---set high column address + SSD1306_WRITECOMMAND(0x00); //---set low column address + + SSD1306_WRITECOMMAND(0xA4); //---set high column address + + SSD1306_WRITECOMMAND(0xD5); //--set start line address + SSD1306_WRITECOMMAND(0x50); //--set contrast control register + + SSD1306_WRITECOMMAND(0xA8); + SSD1306_WRITECOMMAND(0x3F); //--set segment re-map 0 to 127 + + SSD1306_WRITECOMMAND(0xD3); //--set normal display + SSD1306_WRITECOMMAND(0x00); //--set multiplex ratio(1 to 64) + + SSD1306_WRITECOMMAND(0x40); // + + SSD1306_WRITECOMMAND(0xAD); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content + SSD1306_WRITECOMMAND(0x8A); //-set display offset + + SSD1306_WRITECOMMAND(0xA1); //-not offset + + SSD1306_WRITECOMMAND(0xC8); //--set display clock divide ratio/oscillator frequency + + SSD1306_WRITECOMMAND(0xDA); //--set divide ratio + SSD1306_WRITECOMMAND(0x12); //--set pre-charge period + + SSD1306_WRITECOMMAND(0x81); // + SSD1306_WRITECOMMAND(0xFF); //--set com pins hardware configuration + + SSD1306_WRITECOMMAND(0xD9); + SSD1306_WRITECOMMAND(0x11); //--set vcomh + + SSD1306_WRITECOMMAND(0xDB); //0x20,0.77xVcc + SSD1306_WRITECOMMAND(0x35); //--set DC-DC enable + + SSD1306_WRITECOMMAND(0xA6); // + + SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel + + /* Clear screen */ + SSD1306_Fill(SSD1306_COLOR_BLACK); + + /* Update screen */ + SSD1306_UpdateScreen(); + /* Set default values */ + SSD1306.CurrentX = 0; + SSD1306.CurrentY = 0; + + /* Initialized OK */ + SSD1306.Initialized = 1; + + /* Return OK */ + return 1; +} + +//Начальные адресса колонки и странцы +#define SSD1306_COLUMNADDR 0x21 +#define SSD1306_PAGEADDR 0xB0 + +//Функция перемещения на начльную позцию +void SSD1306_setPosition(uint8_t column, uint8_t page) { + if (column > SSD1306_WIDTH - 1) { + column = 0; // Ограничение столбца + } + if (page > 7) { + page = 0; // Ограничение страницы + } + + SSD1306_WRITECOMMAND(0x20+column); // Начальный адрес столбца + SSD1306_WRITECOMMAND(SSD1306_PAGEADDR+page); // Начальный адрес страницы + // SSD1306_WRITECOMMAND(7); // Конечный адрес страницы +} + +//Функция отображения картинки из буффера +void SSD1306_UpdateScreen(void) { + + uint8_t page; + uint8_t column; + uint8_t data_bytes = SSD1306_WIDTH / 8; + int i; + for (page = 0; page < 8; page++) { + SSD1306_WRITECOMMAND(0x10); + SSD1306_WRITECOMMAND(0x00); + for (column = 0; column < SSD1306_WIDTH; column++) { // + SSD1306_setPosition(column, page); // Начало столбца - 0, страница - m + + // Запись данных в буфер дисплея + I2C_TXdata[0] = 0x40; // Байт управления: данные + // Заполнить буфер I2C данными из буфера дисплея + I2C_TXdata[0] = 0x40; // Команда записи данных + I2C_TXdata[1] = SSD1306_Buffer[SSD1306_WIDTH*page + column]; + I2CWrite(I2C_SLAVE_ADDRESS, 2, true); + } + } +} +//Функция инвертирования бфуффера. +void SSD1306_ToggleInvert(void) { + uint16_t i; + + /* Toggle invert */ + SSD1306.Inverted = !SSD1306.Inverted; + + /* Do memory toggle */ + for (i = 0; i < sizeof(SSD1306_Buffer); i++) { + SSD1306_Buffer[i] = ~SSD1306_Buffer[i]; + } +} +// Функция заливки (стирания) +void SSD1306_Fill(SSD1306_COLOR_t color) { + /* Set memory */ + memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer)); +} +void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) { + if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) { + return; + } + + if (SSD1306.Inverted) { + color = (SSD1306_COLOR_t)!color; + } + + // Правильно вычисляем индекс байта в буфере + uint16_t byteIndex = x + (y / 8) * SSD1306_WIDTH; + // Правильно вычисляем индекс бита в байт + uint8_t bitIndex = y % 8; + + if (color == SSD1306_COLOR_WHITE) { + SSD1306_Buffer[byteIndex] |= (1 << bitIndex); + } else { + SSD1306_Buffer[byteIndex] &= ~(1 << bitIndex); + } +} + +/* Функция отображения растрового изображения */ +void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR_t color) { + int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte + uint8_t byte = 0; + uint8_t i,j; + if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) { + return; + } + + for ( j = 0; j < h; j++, y++) { + for ( i = 0; i < w; i++) { + if (i & 7) { + byte <<= 1; + } else { + byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8])); + } + + if (byte & 0x80) { + SSD1306_DrawPixel(x + i, y, color); + } + } + } + return; +} + +// функция позцианирования каретки по изображению +void SSD1306_GotoXY(uint16_t x, uint16_t y) { + /* Set write pointers */ + SSD1306.CurrentX = x; + SSD1306.CurrentY = y; +} +// функция отображения символов +char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) { + uint32_t i, b, j; + + /* Check available space in LCD */ + if ( + SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) || + SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight) + ) { + /* Error */ + return 0; + } + + /* Go through font */ + for (i = 0; i < Font->FontHeight; i++) { + b = Font->data[(ch - 32) * Font->FontHeight + i]; + for (j = 0; j < Font->FontWidth; j++) { + if ((b << j) & 0x8000) { + SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color); + } else { + SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color); + } + } + } + + /* Increase pointer */ + SSD1306.CurrentX += Font->FontWidth; + + /* Return character written */ + return ch; +} +//Диспетчер отображения строк. +char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) { + /* Write characters */ + // reverseString(str); + while (*str) { + /* Write character by character */ + if (SSD1306_Putc(*str, Font, color) != *str) { + /* Return error */ + return *str; + } + + /* Increase string pointer */ + str++; + } + + /* Everything OK, zero should be returned */ + return *str; +} + +//Функция построения прямых линий по алгоритму брезинхема +void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) { + int16_t dx, dy, sx, sy, err, e2, i, tmp; + + /* Check for overflow */ + if (x0 >= SSD1306_WIDTH) { + x0 = SSD1306_WIDTH - 1; + } + if (x1 >= SSD1306_WIDTH) { + x1 = SSD1306_WIDTH - 1; + } + if (y0 >= SSD1306_HEIGHT) { + y0 = SSD1306_HEIGHT - 1; + } + if (y1 >= SSD1306_HEIGHT) { + y1 = SSD1306_HEIGHT - 1; + } + + dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); + dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); + sx = (x0 < x1) ? 1 : -1; + sy = (y0 < y1) ? 1 : -1; + err = ((dx > dy) ? dx : -dy) / 2; + + if (dx == 0) { + if (y1 < y0) { + tmp = y1; + y1 = y0; + y0 = tmp; + } + + if (x1 < x0) { + tmp = x1; + x1 = x0; + x0 = tmp; + } + + /* Vertical line */ + for (i = y0; i <= y1; i++) { + SSD1306_DrawPixel(x0, i, c); + } + + /* Return from function */ + return; + } + + if (dy == 0) { + if (y1 < y0) { + tmp = y1; + y1 = y0; + y0 = tmp; + } + + if (x1 < x0) { + tmp = x1; + x1 = x0; + x0 = tmp; + } + + /* Horizontal line */ + for (i = x0; i <= x1; i++) { + SSD1306_DrawPixel(i, y0, c); + } + + /* Return from function */ + return; + } + + while (1) { + SSD1306_DrawPixel(x0, y0, c); + if (x0 == x1 && y0 == y1) { + break; + } + e2 = err; + if (e2 > -dx) { + err -= dy; + x0 += sx; + } + if (e2 < dy) { + err += dx; + y0 += sy; + } + } +} +//функция построения прямоугольников +void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) { + /* Check input parameters */ + if ( + x >= SSD1306_WIDTH || + y >= SSD1306_HEIGHT + ) { + /* Return error */ + return; + } + + /* Check width and height */ + if ((x + w) >= SSD1306_WIDTH) { + w = SSD1306_WIDTH - x; + } + if ((y + h) >= SSD1306_HEIGHT) { + h = SSD1306_HEIGHT - y; + } + + /* Draw 4 lines */ + SSD1306_DrawLine(x, y, x + w, y, c); /* Top line */ + SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */ + SSD1306_DrawLine(x, y, x, y + h, c); /* Left line */ + SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */ +} +//Функция построения прямоугольников закрашенных прямоугольников +void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) { + uint8_t i; + + /* Check input parameters */ + if ( + x >= SSD1306_WIDTH || + y >= SSD1306_HEIGHT + ) { + /* Return error */ + return; + } + + /* Check width and height */ + if ((x + w) >= SSD1306_WIDTH) { + w = SSD1306_WIDTH - x; + } + if ((y + h) >= SSD1306_HEIGHT) { + h = SSD1306_HEIGHT - y; + } + + /* Draw lines */ + for (i = 0; i <= h; i++) { + /* Draw lines */ + SSD1306_DrawLine(x, y + i, x + w, y + i, c); + } +} +//Фунция построения треугольников +void SSD1306_DrawTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, SSD1306_COLOR_t color) { + /* Draw lines */ + SSD1306_DrawLine(x1, y1, x2, y2, color); + SSD1306_DrawLine(x2, y2, x3, y3, color); + SSD1306_DrawLine(x3, y3, x1, y1, color); +} + +//Фунция построения закрашенных треугольников +void SSD1306_DrawFilledTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, SSD1306_COLOR_t color) { + int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, + yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, + curpixel = 0; + + deltax = ABS(x2 - x1); + deltay = ABS(y2 - y1); + x = x1; + y = y1; + + if (x2 >= x1) { + xinc1 = 1; + xinc2 = 1; + } else { + xinc1 = -1; + xinc2 = -1; + } + + if (y2 >= y1) { + yinc1 = 1; + yinc2 = 1; + } else { + yinc1 = -1; + yinc2 = -1; + } + + if (deltax >= deltay){ + xinc1 = 0; + yinc2 = 0; + den = deltax; + num = deltax / 2; + numadd = deltay; + numpixels = deltax; + } else { + xinc2 = 0; + yinc1 = 0; + den = deltay; + num = deltay / 2; + numadd = deltax; + numpixels = deltay; + } + + for (curpixel = 0; curpixel <= numpixels; curpixel++) { + SSD1306_DrawLine(x, y, x3, y3, color); + + num += numadd; + if (num >= den) { + num -= den; + x += xinc1; + y += yinc1; + } + x += xinc2; + y += yinc2; + } +} +//Функция построения окружностей +void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) { + int16_t f = 1 - r; + int16_t ddF_x = 1; + int16_t ddF_y = -2 * r; + int16_t x = 0; + int16_t y = r; + + SSD1306_DrawPixel(x0, y0 + r, c); + SSD1306_DrawPixel(x0, y0 - r, c); + SSD1306_DrawPixel(x0 + r, y0, c); + SSD1306_DrawPixel(x0 - r, y0, c); + + while (x < y) { + if (f >= 0) { + y--; + ddF_y += 2; + f += ddF_y; + } + x++; + ddF_x += 2; + f += ddF_x; + + SSD1306_DrawPixel(x0 + x, y0 + y, c); + SSD1306_DrawPixel(x0 - x, y0 + y, c); + SSD1306_DrawPixel(x0 + x, y0 - y, c); + SSD1306_DrawPixel(x0 - x, y0 - y, c); + + SSD1306_DrawPixel(x0 + y, y0 + x, c); + SSD1306_DrawPixel(x0 - y, y0 + x, c); + SSD1306_DrawPixel(x0 + y, y0 - x, c); + SSD1306_DrawPixel(x0 - y, y0 - x, c); + } +} +//Функция построения закрашенных окружностей +void SSD1306_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) { + int16_t f = 1 - r; + int16_t ddF_x = 1; + int16_t ddF_y = -2 * r; + int16_t x = 0; + int16_t y = r; + + SSD1306_DrawPixel(x0, y0 + r, c); + SSD1306_DrawPixel(x0, y0 - r, c); + SSD1306_DrawPixel(x0 + r, y0, c); + SSD1306_DrawPixel(x0 - r, y0, c); + SSD1306_DrawLine(x0 - r, y0, x0 + r, y0, c); + + while (x < y) { + if (f >= 0) { + y--; + ddF_y += 2; + f += ddF_y; + } + x++; + ddF_x += 2; + f += ddF_x; + + SSD1306_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, c); + SSD1306_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, c); + + SSD1306_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, c); + SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c); + } +} +//Функция включения дисплея +void SSD1306_ON(void) { + SSD1306_WRITECOMMAND(0x8D); + SSD1306_WRITECOMMAND(0x14); + SSD1306_WRITECOMMAND(0xAF); +} +//Функция выключения дисплея +void SSD1306_OFF(void) { + SSD1306_WRITECOMMAND(0x8D); + SSD1306_WRITECOMMAND(0x10); + SSD1306_WRITECOMMAND(0xAE); +} + +// +// Функция инцииализации I2C как мастера. +// +void I2CMaster_Init(uint16_t I2C_OwnAddress, uint16_t I2CSlave_Address) +{ + EALLOW; + // + // Must put I2C into reset before configuring it + // + I2caRegs.I2CMDR.all &= ~(0x20U); + + // + // I2C configuration. Use a 400kHz I2CCLK with a 50% duty cycle. + // + //I2C_initMaster(base, DEVICE_SYSCLK_FREQ, 400000, I2C_DUTYCYCLE_50); + I2caRegs.I2CPSC.all = 0xB; // Prescaler - need 7-12 Mhz on module clk + I2caRegs.I2CCLKL = 0x7; // NOTE: must be non zero + I2caRegs.I2CCLKH = 0x8; // NOTE: must be non zero + + + // + // Configure Master as a Transmitter + // + I2caRegs.I2CMDR.bit.MST = 0x1; + I2caRegs.I2CMDR.bit.TRX = 0x1; + + // + // Set data count + // + I2caRegs.I2CCNT = I2C_NUMBYTES; + + // + // Set the bit count to 8 bits per data byte + // + I2caRegs.I2CMDR.bit.BC = 0x0U; + + // + // Configure slave and own address + // + I2caRegs.I2COAR.all = I2C_OwnAddress; // Own address + I2caRegs.I2CSAR.all = I2CSlave_Address; // Slave address + + // + // Set emulation mode to FREE + // + I2caRegs.I2CMDR.bit.FREE = 0x1; + + // + //Clear all status + // + I2caRegs.I2CSTR.all = 0xFFFF; + + // + // Enable I2C Interrupts- RRDY + // + I2caRegs.I2CIER.all = 0x08; + + // + // Take I2C out of reset + // + I2caRegs.I2CMDR.all |= 0x0020; + + +} + +// +// Функция передачи сообщений по I2C на слэйва. +// +void I2CWrite(uint16_t slaveAddr, uint16_t byteCount, bool sendStopCondition) { + int i ; + I2caRegs.I2CSAR.all = slaveAddr; + I2caRegs.I2CMDR.bit.MST = 0x1; + I2caRegs.I2CMDR.bit.TRX = 0x1; + I2caRegs.I2CCNT = byteCount; + I2caRegs.I2CMDR.bit.STT = 0x1; + + for ( i = 0; i < byteCount; i++) { + I2caRegs.I2CDXR.all = I2C_TXdata[i]; + while (I2caRegs.I2CSTR.bit.BYTESENT != 0x1); + I2caRegs.I2CSTR.bit.BYTESENT = 0x1; + } + + if (sendStopCondition) { + I2caRegs.I2CMDR.bit.STP = 0x1; + while (I2caRegs.I2CMDR.bit.STP != 0x0); + I2caRegs.I2CSTR.bit.BYTESENT = 0x1; + } + } +// +// Функция чтения сообщений по I2C слэйва. +// +uint16_t I2CRead(uint16_t slaveAddr, uint16_t byteCount, bool sendStopCondition) +{ + // + // Configure slave address + // + I2caRegs.I2CSAR.all = slaveAddr; + + // + // Configure I2C in Master Receiver mode + // + I2caRegs.I2CMDR.bit.MST = 0x1; + I2caRegs.I2CMDR.bit.TRX = 0x0; + + // + //Set Data Count + // + //I2caRegs.I2CCNT = byteCount; + + // + // send Start condition + // + I2caRegs.I2CMDR.bit.STT = 0x1; + + uint16_t count = 0; + + // + // Read the received data into RX buffer + // + while(count < I2C_NUMBYTES) + { + if(I2caRegs.I2CSTR.bit.RRDY ==0x1) + { + I2C_RXdata[count] = I2caRegs.I2CDRR.all; + count++; + } + } + + // + // Send STOP condition + // + if(sendStopCondition) + { + I2caRegs.I2CMDR.bit.STP = 0x1; + while(I2caRegs.I2CMDR.bit.STP != 0x0); + + I2caRegs.I2CSTR.bit.BYTESENT = 0x1; + + } + return count; +} + + + diff --git a/i2c_ex1_master/i2c_oled.h b/i2c_ex1_master/i2c_oled.h new file mode 100644 index 0000000..e0d4059 --- /dev/null +++ b/i2c_ex1_master/i2c_oled.h @@ -0,0 +1,53 @@ +#include "fonts.h" +#include "f28x_project.h" +// +// Defines +// +typedef unsigned char uint8_t; +typedef unsigned short uint16_t; +#define I2C_SLAVE_ADDRESS 0x3C +#define I2C_OWN_ADDRESS 0x30 +#define MAX_BUFFER_SIZE 0x10 +#define I2C_NUMBYTES 0x2U + +// +// I2C GPIO pins +// +#define GPIO_PIN_SDAA 0 // GPIO number for I2C SDAA +#define GPIO_PIN_SCLA 1 // GPIO number for I2C SCLA + + +// OLED- + #define SSD1306_WRITECOMMAND(cmd) \ + do { \ + I2C_TXdata[0] = 0x00; \ + I2C_TXdata[1] = cmd; \ + I2CWrite(I2C_SLAVE_ADDRESS, 2, true); \ + } while (0) + + +/* SSD1306 settings */ +/* SSD1306 width in pixels */ +#ifndef SSD1306_WIDTH +#define SSD1306_WIDTH 128 +#endif +/* SSD1306 LCD height in pixels */ +#ifndef SSD1306_HEIGHT +#define SSD1306_HEIGHT 64 +#endif + +/** + * @brief SSD1306 color enumeration + */ +typedef enum { + SSD1306_COLOR_BLACK = 0x00, /*!< Black color, no pixel */ + SSD1306_COLOR_WHITE = 0x01 /*!< Pixel is set. Color depends on LCD */ +} SSD1306_COLOR_t; + + +// +// Function Prototypes +// +void I2CMaster_Init(uint16_t I2CSlave_OwnAddress, uint16_t I2CSlave_Address); +void I2CWrite(uint16_t slaveAddr, uint16_t byteCount, bool sendStopCondition); +uint16_t I2CRead(uint16_t slaveAddr, uint16_t byteCount, bool sendStopCondition); diff --git a/i2c_ex1_master/targetConfigs/TMS320F28388D.ccxml b/i2c_ex1_master/targetConfigs/TMS320F28388D.ccxml new file mode 100644 index 0000000..07dfdb0 --- /dev/null +++ b/i2c_ex1_master/targetConfigs/TMS320F28388D.ccxml @@ -0,0 +1,55 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +