External/motor-control-sdk
8
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

am243x: hdsl: Fix the linker file for am243x-lp

Browse Source 
- Allocate the buffer for LP example in MSRAM instead of DDR

Fixes: PINDSW-6639

Signed-off-by: Dhaval Khandla <dhavaljk@ti.com>
This commit is contained in:
Dhaval Khandla 2023-09-14 11:21:39 +05:30
parent 5d204e557c
commit ce028261cb
1 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
examples/position_sense/hdsl_diagnostic/single_channel/am243x-lp/r5fss0-0_freertos/ti-arm-clang/linker.cmd
View File

@ -106,7 +106,7 @@ SECTIONS
/* General purpose non cacheable memory, used in some examples */
.bss.nocache (NOLOAD) : {} > NON_CACHE_MEM
.hdslInterface_mem (NOLOAD) > DDR
.hdslInterface_mem (NOLOAD) > MSRAM
}
/*
@ -135,9 +135,8 @@ MEMORY
/* when using multi-core application's i.e more than one R5F/M4F active, make sure
* this memory does not overlap with other R5F's
*/
MSRAM : ORIGIN = 0x70080000 , LENGTH = 0x60000
/* DDR segment of memory */
DDR : ORIGIN = 0x80000000 , LENGTH = 0x3FFFFFFF
MSRAM : ORIGIN = 0x70080000 , LENGTH = 0x00150000
/* This section can be used to put XIP section of the application in flash, make sure this does not overlap with
* other CPUs. Also make sure to add a MPU entry for this section and mark it as cached and code executable
*/