am64x/am243x: EnDat: add limitations in design doc

- Add clock support and reset command failure limitations

Fixes: PINDSW-6924

Signed-off-by: Achala Ram <a-ram@ti.com>
This commit is contained in:
Achala Ram 2023-09-15 16:28:02 +05:30
parent 1c0fd2b4af
commit 8c7cb66272

View File

@ -31,6 +31,11 @@ supported in this release, including the below
- Independent clocks on multi channel mode. - Independent clocks on multi channel mode.
- Continuous clock mode in Multi-channel single PRU mode - Continuous clock mode in Multi-channel single PRU mode
### Limitations
This section describes known limitations of the current implementation in multi-channel single PRU mode.
- Clock above 8 MHz: it is not possible to over sample, downsample and store one bit for all three channels in one clock cycle time.
- Reset command CRC failure: The encoder which takes more time in reset operation will show CRC failure because the reset time is not the same for each encoder so the acknowledgment will not arrive on same time for all encoders at the master end.
## SysConfig Features ## SysConfig Features
@VAR_SYSCFG_USAGE_NOTE @VAR_SYSCFG_USAGE_NOTE