503 lines
31 KiB
JSON
503 lines
31 KiB
JSON
|
/*
|
||
|
|
* Copyright (c) 2018-2020 Texas Instruments Incorporated - http://www.ti.com
|
||
|
|
* All rights reserved.
|
||
|
|
*
|
||
|
|
* Redistribution and use in source and binary forms, with or without
|
||
|
|
* modification, are permitted provided that the following conditions
|
||
|
|
* are met:
|
||
|
|
*
|
||
|
|
* * Redistributions of source code must retain the above copyright
|
||
|
|
* notice, this list of conditions and the following disclaimer.
|
||
|
|
*
|
||
|
|
* * Redistributions in binary form must reproduce the above copyright
|
||
|
|
* notice, this list of conditions and the following disclaimer in the
|
||
|
|
* documentation and/or other materials provided with the distribution.
|
||
|
|
*
|
||
|
|
* * Neither the name of Texas Instruments Incorporated nor the names of
|
||
|
|
* its contributors may be used to endorse or promote products derived
|
||
|
|
* from this software without specific prior written permission.
|
||
|
|
*
|
||
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
|
||
|
|
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
||
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
|
||
|
|
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
||
|
|
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
||
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
||
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
||
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
||
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
||
|
|
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* ======== LAUNCHXL_F280025C.syscfg.json ========
|
||
|
|
* Board schematic: https://www.ti.com/lit/pdf/sprr425
|
||
|
|
*/
|
||
|
|
|
||
|
|
{
|
||
|
|
"name" : "LAUNCHXL-F280025C",
|
||
|
|
"displayName" : "LaunchPad F280025C",
|
||
|
|
"device" : "F28002x",
|
||
|
|
"part" : "F28002x_80QFP",
|
||
|
|
"package" : "80QFP",
|
||
|
|
"headers" : [
|
||
|
|
{
|
||
|
|
"type": "BoosterPack 40 pin",
|
||
|
|
"default": true,
|
||
|
|
"name": "boosterpack1",
|
||
|
|
"displayName": "BoosterPack1 Standard Header (Top)",
|
||
|
|
"dimensions": {
|
||
|
|
"columns": [
|
||
|
|
{ "top": 1, "bottom": 10 },
|
||
|
|
{ "top": 21, "bottom": 30 },
|
||
|
|
|
||
|
|
{ "blank": true },
|
||
|
|
|
||
|
|
{ "top": 40, "bottom": 31 },
|
||
|
|
{ "top": 20, "bottom": 11 }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
"pins": [
|
||
|
|
{ "number" : 1, "name" : "3V3" },
|
||
|
|
{ "number" : 2, "ball": "11", "name" : "ADCINC6" },
|
||
|
|
{ "number" : 3, "ball": "4", "name" : "GPIO28_BP" },
|
||
|
|
{ "number" : 4, "ball": "3", "name" : "GPIO29_BP" },
|
||
|
|
{ "number" : 5, "name" : "" },
|
||
|
|
{ "number" : 6, "name" : "" },
|
||
|
|
{ "number" : 7, "ball": "75", "name" : "GPIO9" },
|
||
|
|
{ "number" : 8, "ball": "77", "name" : "GPIO34" },
|
||
|
|
{ "number" : 9, "ball": "54", "name" : "GPIO43_BP" },
|
||
|
|
{ "number" : 10, "ball": "43", "name" : "GPIO26_BP" },
|
||
|
|
|
||
|
|
{ "number" : 11, "ball": "44", "name" : "GPIO27" },
|
||
|
|
{ "number" : 12, "ball": "58", "name" : "GPIO8" },
|
||
|
|
{ "number" : 13, "ball": "65", "name" : "GPIO23" },
|
||
|
|
{ "number" : 14, "ball": "76", "name" : "GPIO10" },
|
||
|
|
{ "number" : 15, "ball": "37", "name" : "GPIO11" },
|
||
|
|
{ "number" : 16, "ball": "5", "name" : "XRSn" },
|
||
|
|
{ "number" : 17, "ball": "50", "name" : "GPIO18_BP" },
|
||
|
|
{ "number" : 18, "ball": "64", "name" : "GPIO40" },
|
||
|
|
{ "number" : 19, "ball": "74", "name" : "GPIO5" },
|
||
|
|
{ "number" : 20, "name" : "GND" },
|
||
|
|
|
||
|
|
{ "number" : 21, "name" : "5V" },
|
||
|
|
{ "number" : 22, "name" : "GND" },
|
||
|
|
{ "number" : 23, "ball": "10", "name" : "ADCINA6" },
|
||
|
|
{ "number" : 24, "ball": "12", "name" : "ADCINA3/C5" },
|
||
|
|
{ "number" : 25, "ball": "13", "name" : "ADCINA2/C9" },
|
||
|
|
{ "number" : 26, "ball": "14", "name" : "ADCINA15/C7" },
|
||
|
|
{ "number" : 27, "ball": "15", "name" : "ADCINA14/C4" },
|
||
|
|
{ "number" : 28, "ball": "16", "name" : "ADCINA11/C0" },
|
||
|
|
{ "number" : 29, "ball": "22", "name" : "ADCINA12/C1" },
|
||
|
|
{ "number" : 30, "ball": "67", "name" : "GPIO22_PWM_DAC" },
|
||
|
|
|
||
|
|
{ "number" : 31, "ball": "56", "name" : "GPIO39" },
|
||
|
|
{ "number" : 32, "ball": "42", "name" : "GPIO25_BP" },
|
||
|
|
{ "number" : 33, "ball": "51", "name" : "GPIO19_BP" },
|
||
|
|
{ "number" : 34, "ball": "57", "name" : "GPIO42" },
|
||
|
|
{ "number" : 35, "ball": "78", "name" : "GPIO15" },
|
||
|
|
{ "number" : 36, "ball": "59", "name" : "GPIO4" },
|
||
|
|
{ "number" : 37, "ball": "60", "name" : "GPIO3" },
|
||
|
|
{ "number" : 38, "ball": "61", "name" : "GPIO2" },
|
||
|
|
{ "number" : 39, "ball": "62", "name" : "GPIO1" },
|
||
|
|
{ "number" : 40, "ball": "63", "name" : "GPIO0" }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"type": "BoosterPack 40 pin",
|
||
|
|
"default": true,
|
||
|
|
"name": "boosterpack2",
|
||
|
|
"displayName": "BoosterPack2 Standard Header (Bottom)",
|
||
|
|
"dimensions": {
|
||
|
|
"columns": [
|
||
|
|
{ "top": 41, "bottom": 50 },
|
||
|
|
{ "top": 61, "bottom": 70 },
|
||
|
|
|
||
|
|
{ "blank": true },
|
||
|
|
|
||
|
|
{ "top": 80, "bottom": 71 },
|
||
|
|
{ "top": 60, "bottom": 51 }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
"pins": [
|
||
|
|
{ "number" : 41, "name" : "3V3" },
|
||
|
|
{ "number" : 42, "ball": "18", "name" : "ADCINA1" },
|
||
|
|
{ "number" : 43, "ball": "48", "name" : "GPIO35" },
|
||
|
|
{ "number" : 44, "ball": "41", "name" : "GPIO24" },
|
||
|
|
{ "number" : 45, "ball": "", "name" : "" },
|
||
|
|
{ "number" : 46, "ball": "", "name" : "" },
|
||
|
|
{ "number" : 47, "ball": "67", "name" : "GPIO22" },
|
||
|
|
{ "number" : 48, "ball": "66", "name" : "GPIO41_BP" },
|
||
|
|
{ "number" : 49, "ball": "46", "name" : "GPIO37_BP" },
|
||
|
|
{ "number" : 50, "ball": "69", "name" : "GPIO44_BP" },
|
||
|
|
|
||
|
|
{ "number" : 51, "ball": "6", "name" : "GPIO46_BP" },
|
||
|
|
{ "number" : 52, "ball": "49", "name" : "GPIO32_BP" },
|
||
|
|
{ "number" : 53, "ball": "56", "name" : "GPIO39" },
|
||
|
|
{ "number" : 54, "ball": "2", "name" : "GPIO31" },
|
||
|
|
{ "number" : 55, "ball": "1", "name" : "GPIO30" },
|
||
|
|
{ "number" : 56, "ball": "5", "name" : "XRSn" },
|
||
|
|
{ "number" : 57, "name" : "" },
|
||
|
|
{ "number" : 58, "ball": "79", "name" : "GPIO14_BP" },
|
||
|
|
{ "number" : 59, "ball": "38", "name" : "GPIO33_BP" },
|
||
|
|
{ "number" : 60, "name" : "GND" },
|
||
|
|
|
||
|
|
{ "number" : 61, "name" : "5V" },
|
||
|
|
{ "number" : 62, "name" : "GND" },
|
||
|
|
{ "number" : 63, "ball": "17", "name" : "ADCINA5/C2" },
|
||
|
|
{ "number" : 64, "ball": "23", "name" : "ADCINA7/C3" },
|
||
|
|
{ "number" : 65, "ball": "24", "name" : "ADCINA8/C11" },
|
||
|
|
{ "number" : 66, "ball": "27", "name" : "ADCINA4/C14" },
|
||
|
|
{ "number" : 67, "ball": "28", "name" : "ADCINA9/C8" },
|
||
|
|
{ "number" : 68, "ball": "29", "name" : "ADCINA10/C10" },
|
||
|
|
{ "number" : 69, "ball": "19", "name" : "ADCINA0/C15" },
|
||
|
|
{ "number" : 70, "ball": "65", "name" : "GPIO23_PWM_DAC" },
|
||
|
|
|
||
|
|
{ "number" : 71, "ball": "", "name" : "" },
|
||
|
|
{ "number" : 72, "ball": "", "name" : "" },
|
||
|
|
{ "number" : 73, "ball": "", "name" : "" },
|
||
|
|
{ "number" : 74, "ball": "73", "name" : "GPIO45" },
|
||
|
|
{ "number" : 75, "ball": "40", "name" : "GPIO17_BP" },
|
||
|
|
{ "number" : 76, "ball": "39", "name" : "GPIO16_BP" },
|
||
|
|
{ "number" : 77, "ball": "68", "name" : "GPIO7_BP" },
|
||
|
|
{ "number" : 78, "ball": "80", "name" : "GPIO6_BP" },
|
||
|
|
{ "number" : 79, "ball": "35", "name" : "GPIO13_BP" },
|
||
|
|
{ "number" : 80, "ball": "36", "name" : "GPIO12_BP" }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
// "J12 - QEPA Header",
|
||
|
|
"type": "Header",
|
||
|
|
"default": true,
|
||
|
|
"name": "qepA",
|
||
|
|
"displayName": "Header - QEPA",
|
||
|
|
"dimensions": {
|
||
|
|
"columns": [
|
||
|
|
{ "top": 1, "bottom": 5 }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
"pins": [
|
||
|
|
{ "number": 1, "ball": "69", "name": "EQEP1A" },
|
||
|
|
{ "number": 2, "ball": "46", "name": "EQEP1B" },
|
||
|
|
{ "number": 3, "ball": "54", "name": "EQEP1I" },
|
||
|
|
{ "number": 4, "name": "5V" },
|
||
|
|
{ "number": 5, "name": "GND" }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
// "J13 - QEPB Header",
|
||
|
|
"type": "Header",
|
||
|
|
"default": true,
|
||
|
|
"name": "qepB",
|
||
|
|
"displayName": "Header - QEPB",
|
||
|
|
"dimensions": {
|
||
|
|
"columns": [
|
||
|
|
{ "top": 1, "bottom": 5 }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
"pins": [
|
||
|
|
{ "number": 1, "ball": "79", "name": "EQEP2A" },
|
||
|
|
{ "number": 2, "ball": "42", "name": "EQEP2B" },
|
||
|
|
{ "number": 3, "ball": "43", "name": "EQEP2I" },
|
||
|
|
{ "number": 4, "name": "5V" },
|
||
|
|
{ "number": 5, "name": "GND" }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
//J11 - FSI Header
|
||
|
|
"type": "Header",
|
||
|
|
"default": true,
|
||
|
|
"name": "fsiConnector",
|
||
|
|
"displayName": "Connector for Fast Serial Interface",
|
||
|
|
"dimensions": {
|
||
|
|
"columns": [
|
||
|
|
{ "top": 1, "bottom": 9, "increment": 2 },
|
||
|
|
{ "top": 2, "bottom": 10, "increment": 2 }
|
||
|
|
]
|
||
|
|
},
|
||
|
|
"pins": [
|
||
|
|
{ "number": 1, "ball": "35", "name": "GPIO13_FSIRXCLK" },
|
||
|
|
{ "number": 2, "ball": "68", "name": "GPIO7_FSITXCLK" },
|
||
|
|
{ "number": 3, "name": "GND" },
|
||
|
|
{ "number": 4, "name": "GND" },
|
||
|
|
{ "number": 5, "ball": "36", "name": "GPIO12_FSIRXD0" },
|
||
|
|
{ "number": 6, "ball": "80", "name": "GPIO6_FSITXD0" },
|
||
|
|
{ "number": 7, "ball": "66", "name": "GPIO41_FSIRXD1" },
|
||
|
|
{ "number": 8, "ball": "6", "name": "GPIO46_FSITXD1" },
|
||
|
|
{ "number": 9, "name": "" },
|
||
|
|
{ "number": 10, "name": "3V3" }
|
||
|
|
]
|
||
|
|
}
|
||
|
|
],
|
||
|
|
|
||
|
|
"components": {
|
||
|
|
"LED4": {
|
||
|
|
"displayName" : "LED4",
|
||
|
|
"definition" : "/boards/components/led.json",
|
||
|
|
"connections" : {
|
||
|
|
"OUTPUT": "2" /* GPIO31 */
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"LED5": {
|
||
|
|
"displayName" : "LED5",
|
||
|
|
"definition" : "/boards/components/led.json",
|
||
|
|
"connections" : {
|
||
|
|
"OUTPUT": "77" /* GPIO34 */
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"D1": {
|
||
|
|
"link": "LED4"
|
||
|
|
},
|
||
|
|
"D2": {
|
||
|
|
"link": "LED5"
|
||
|
|
},
|
||
|
|
"BP_SITE_1": {
|
||
|
|
"displayName": "Site 1 Standard BP",
|
||
|
|
"description": "Standard BoosterPack (BP) module locations on Site 1 of LaunchPad",
|
||
|
|
"longDescription": "All TI LaunchPads follow standard BoosterPack (BP) locations to ensure compatibility with BoosterPack peripherals. Site 1 on this LaunchPad features standard locations for three EPWM signals, I2C, SCI, and SPI.",
|
||
|
|
"subComponents": {
|
||
|
|
"SCI": {
|
||
|
|
"displayName": "SCIA BP",
|
||
|
|
"description": "SCIA BoosterPack (BP) location on Site 1",
|
||
|
|
"longDescription": "Site 1 of this LaunchPad features standard locations for SCI_RX and SCI_TX. Add this component to make use of the standard SCI BoosterPack (BP) signal locations.\n\n Note: Ensure that the on-board SCI switch is in the correct configuration to route SCIA to the BoosterPack headers.",
|
||
|
|
"definition" : "/boards/components/standard_sci.json",
|
||
|
|
"connections" : {
|
||
|
|
"SCI_RX": "4", /*GPIO28*/
|
||
|
|
"SCI_TX": "3" /*GPIO29*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"SPI": {
|
||
|
|
"displayName": "SPIA BP",
|
||
|
|
"description": "SPIA BoosterPack (BP) location on Site 1",
|
||
|
|
"longDescription": "Site 1 of this LaunchPad features standard locations for SPI_CLK, SPI_STE, SPI_SIMO, and SPI_SOMI. Add this component to make use of the standard SPI BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_spi.json",
|
||
|
|
"connections" : {
|
||
|
|
"SPI_CLK": "75", /*GPIO9*/
|
||
|
|
"SPI_STE": "74", /*GPIO5*/
|
||
|
|
"SPI_SIMO": "37", /*GPIO11*/
|
||
|
|
"SPI_SOMI": "76" /*GPIO10*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"I2C": {
|
||
|
|
"displayName": "I2CA BP",
|
||
|
|
"description": "I2CA BoosterPack (BP) location on Site 1",
|
||
|
|
"longDescription": "Site 1 of this LaunchPad features standard locations for I2C_SCL and I2C_SDA. Add this component to make use of the standard I2C BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_i2c.json",
|
||
|
|
"connections" : {
|
||
|
|
"I2C_SCL": "54", /*GPIO43*/
|
||
|
|
"I2C_SDA": "43" /*GPIO26*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"PWM_LOC1": {
|
||
|
|
"displayName": "EPWM1 BP",
|
||
|
|
"description": "EPWM1 BoosterPack (BP) location on Site 1",
|
||
|
|
"longDescription": "Site 1 of this LaunchPad features standard locations for EPWM_A and EPWM_B. Add this component to make use of the standard EPWM BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_epwm.json",
|
||
|
|
"connections" : {
|
||
|
|
"EPWM_A": "63", /*GPIO0*/
|
||
|
|
"EPWM_B": "62" /*GPIO1*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"PWM_LOC2": {
|
||
|
|
"displayName": "EPWM2 BP",
|
||
|
|
"description": "EPWM2 BoosterPack (BP) location on Site 1",
|
||
|
|
"longDescription": "Site 1 of this LaunchPad features standard locations for EPWM_A and EPWM_B. Add this component to make use of the standard EPWM BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_epwm.json",
|
||
|
|
"connections" : {
|
||
|
|
"EPWM_A": "61", /*GPIO2*/
|
||
|
|
"EPWM_B": "60" /*GPIO3*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"PWM_LOC3": {
|
||
|
|
"displayName": "EPWM3 BP",
|
||
|
|
"description": "EPWM3 BoosterPack (BP) location on Site 1",
|
||
|
|
"longDescription": "Site 1 of this LaunchPad features standard locations for EPWM_A and EPWM_B. Add this component to make use of the standard EPWM BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_epwm.json",
|
||
|
|
"connections" : {
|
||
|
|
"EPWM_A": "59", /*GPIO4*/
|
||
|
|
"EPWM_B": "78" /*GPIO15*/
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"BP_SITE_2": {
|
||
|
|
"displayName": "Site 2 Standard BP",
|
||
|
|
"description": "Standard BoosterPack (BP) module locations on Site 2 of LaunchPad",
|
||
|
|
"longDescription": "All TI LaunchPads follow standard BoosterPack (BP) locations to ensure compatibility with BoosterPack peripherals. Site 2 on this LaunchPad features standard locations for three EPWM signals, SCI, and SPI.",
|
||
|
|
"subComponents": {
|
||
|
|
"SCI": {
|
||
|
|
"displayName": "SCIA BP",
|
||
|
|
"description": "SCIA BoosterPack (BP) location on Site 2",
|
||
|
|
"longDescription": "Site 2 of this LaunchPad features standard locations for SCI_RX and SCI_TX. Add this component to make use of the standard SCI BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_sci.json",
|
||
|
|
"connections" : {
|
||
|
|
"SCI_RX": "48", /*GPIO35*/
|
||
|
|
"SCI_TX": "41" /*GPIO24*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"SPI": {
|
||
|
|
"displayName": "SPIB BP",
|
||
|
|
"description": "SPIB BoosterPack (BP) location on Site 2",
|
||
|
|
"longDescription": "Site 2 of this LaunchPad features standard locations for SPI_CLK, SPI_STE, SPI_SIMO, and SPI_SOMI. Add this component to make use of the standard SPI BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_spi.json",
|
||
|
|
"connections" : {
|
||
|
|
"SPI_CLK": "67", /*GPIO22*/
|
||
|
|
"SPI_STE": "38", /*GPIO33*/
|
||
|
|
"SPI_SIMO": "1", /*GPIO30*/
|
||
|
|
"SPI_SOMI": "2" /*GPIO31*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
// "I2C": {
|
||
|
|
// "displayName": "I2CA BP",
|
||
|
|
// "description": "I2CA BoosterPack (BP) location on Site 2",
|
||
|
|
// "longDescription": "Site 2 of this LaunchPad features standard locations for I2C_SCL and I2C_SDA. Add this component to make use of the standard I2C BoosterPack (BP) signal locations.",
|
||
|
|
// "definition" : "/boards/components/standard_i2c.json",
|
||
|
|
// "connections" : {
|
||
|
|
// "I2C_SCL": "46", /*GPIO37*/
|
||
|
|
// "I2C_SDA": ""
|
||
|
|
// }
|
||
|
|
// },
|
||
|
|
"PWM_LOC1": {
|
||
|
|
"displayName": "EPWM7 BP",
|
||
|
|
"description": "EPWM7 BoosterPack (BP) location on Site 2",
|
||
|
|
"longDescription": "Site 2 of this LaunchPad features standard locations for EPWM_A and EPWM_B. Add this component to make use of the standard EPWM BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_epwm.json",
|
||
|
|
"connections" : {
|
||
|
|
"EPWM_A": "36", /*GPIO12*/
|
||
|
|
"EPWM_B": "35" /*GPIO13*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"PWM_LOC2": {
|
||
|
|
"displayName": "EPWM4 BP",
|
||
|
|
"description": "EPWM4 BoosterPack (BP) location on Site 2",
|
||
|
|
"longDescription": "Site 2 of this LaunchPad features standard locations for EPWM_A and EPWM_B. Add this component to make use of the standard EPWM BoosterPack (BP) signal locations.",
|
||
|
|
"definition" : "/boards/components/standard_epwm.json",
|
||
|
|
"connections" : {
|
||
|
|
"EPWM_A": "80", /*GPIO6*/
|
||
|
|
"EPWM_B": "68" /*GPIO7*/
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"PWM_LOC3": {
|
||
|
|
"displayName": "EPWM5 BP",
|
||
|
|
"description": "EPWM5 BoosterPack (BP) location on Site 2",
|
||
|
|
"longDescription": "Site 2 of this LaunchPad features standard locations for EPWM_A and EPWM_B. Add this component to make use of the standard EPWM BoosterPack (BP) signal locations.\n\n Note: Ensure that the on-board SCI switch is in the correct configuration to route GPIO16 and GPIO17 to the BoosterPack headers.",
|
||
|
|
"definition" : "/boards/components/standard_epwm.json",
|
||
|
|
"connections" : {
|
||
|
|
"EPWM_A": "39", /*GPIO16*/
|
||
|
|
"EPWM_B": "40" /*GPIO17*/
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"XDS_UART": {
|
||
|
|
"displayName": "XDS UART",
|
||
|
|
"description": "Route SCI UART connection to onboard XDS110 probe",
|
||
|
|
"longDescription": "On the LaunchPad, SCI signals can be routed from the TMS320F280025C device to the debug module to allow for UART communication to and from the device. \n\nAdd this component to route SCI signals to the XDS110 debug probe. \n\n Note: Connection to the debug probe is dependent on the configuration of the on-board SCI Switch. Verify the switch placement to ensure the correct signals are routed to the XDS110 device.",
|
||
|
|
"subComponents": {
|
||
|
|
"XDS_SCI_INST1": {
|
||
|
|
"displayName": "SCIA[GPIO28/29] XDS",
|
||
|
|
"description": "Route SCIA (GPIO28/29) signals",
|
||
|
|
"definition" : "/boards/components/sci_switch.json",
|
||
|
|
"longDescription": "Route GPIO28/29 SCIA signals to the XDS110 debug probe. \n\n Note: Ensure that the on-board SCI switch is in the correct configuration to route SCIA to the XDS110 probe.",
|
||
|
|
"connections" : {
|
||
|
|
"SCIRX": "4", /* GPIO28 */
|
||
|
|
"SCITX": "3" /* GPIO29 */
|
||
|
|
}
|
||
|
|
|
||
|
|
},
|
||
|
|
"XDS_SCI_INST2": {
|
||
|
|
"displayName": "SCIA[GPIO16/17] XDS",
|
||
|
|
"description": "Route SCIA (GPIO16/17) signals",
|
||
|
|
"definition" : "boards/components/sci_switch.json",
|
||
|
|
"longDescription": "Route GPIO16/17 SCIA signals to the XDS110 debug probe. \n\n Note: Ensure that the on-board SCI switch is in the correct configuration to route SCIA to the XDS110 probe.",
|
||
|
|
"connections" : {
|
||
|
|
"SCIRX": "40", /* GPIO17 */
|
||
|
|
"SCITX": "39" /* GPIO16 */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"EQEP1_HEADER": {
|
||
|
|
"displayName": "EQEP1 Header",
|
||
|
|
"description": "Dedicated EQEP1 header on LaunchPad",
|
||
|
|
"longDescription": "This LaunchPad features a dedicated 5-pin EQEP1 connector for use with external BoosterPacks. Add this component to make use of the dedicated EQEP_A, EQEP_B, and EQEP_I signals. \n\nNote: Ensure the QEP Select Switch is configured to the proper position to make use of the EQEP1 header.",
|
||
|
|
"definition": "/boards/components/eqep.json",
|
||
|
|
"connections" : {
|
||
|
|
"EQEPA": "69", /* GPIO44 */
|
||
|
|
"EQEPB": "46", /* GPIO37 */
|
||
|
|
"EQEPI": "54" /* GPIO43 */
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"EQEP2_HEADER": {
|
||
|
|
"displayName": "EQEP2 Header",
|
||
|
|
"description": "Dedicated EQEP2 header on LaunchPad",
|
||
|
|
"longDescription": "This LaunchPad features a dedicated 5-pin EQEP2 connector for use with external BoosterPacks. Add this component to make use of the dedicated EQEP_A, EQEP_B, and EQEP_I signals. \n\nNote: Ensure the QEP Select Switch is configured to the proper position to make use of the EQEP2 header.",
|
||
|
|
"definition": "/boards/components/eqep.json",
|
||
|
|
"connections" : {
|
||
|
|
"EQEPA": "79", /* GPIO14 */
|
||
|
|
"EQEPB": "42", /* GPIO25 */
|
||
|
|
"EQEPI": "43" /* GPIO26 */
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"FSI_HEADER": {
|
||
|
|
"displayName": "FSI Header",
|
||
|
|
"description": "Dedicated FSI header on LaunchPad",
|
||
|
|
"longDescription": "This LaunchPad features a dedicated 10-pin FSI connector for use with external BoosterPacks. Add this component to make use of the dedicated FSI_RX and FSI_TX signals.",
|
||
|
|
"definition": "/boards/components/fsi.json",
|
||
|
|
"connections" : {
|
||
|
|
"FSIRX_D0": "36", /* GPIO12 */
|
||
|
|
"FSIRX_D1": "66", /* GPIO41 */
|
||
|
|
"FSIRX_CLK": "35", /* GPIO13 */
|
||
|
|
"FSITX_D0": "80", /* GPIO6 */
|
||
|
|
"FSITX_D1": "6", /* GPIO46 */
|
||
|
|
"FSITX_CLK": "68" /* GPIO7 */
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"SCI_SWITCH": {
|
||
|
|
"displayName": "SCI Switches",
|
||
|
|
"description": "SCI Switches (S2)",
|
||
|
|
"longDescription": "This LaunchPad allows for one of two sets of pins to be used for the SCIA UART routed to the virtual COM port of the XDS110. \n\nBy default, GPIO28 (SCIA_RX) and GPIO29 (SCIA_TX) are routed to the virtual COM port and not available on the BoosterPack connector. Alternately, GPIO16 (SCIA_TX) and GPIO17 (SCIA_RX) can be routed to the virtual COM port. \n\nWhen UART functionality is not needed at the virtual COM port, the GPIOs can be routed to the BoosterPack connectors for BoosterPack standard functions. \n\nThe routing destination of these signal pairs are selected using the on-board switch S2. \n\n \n\n SEL1 (Left) | SEL2 (Right) | GPIO28/29 | GPIO16/17 \n -|-|-|- \n 0 (down) | 0 (down) | XDS110 COM Port | BP Headers \n 0 (down) | 1 (up) | XDS110 COM Port | No Connect \n 1 (up) | 0 (down) | BP Headers | BP Headers \n 1 (up) | 1 (up) | BP Headers | XDS110 COM Port"
|
||
|
|
},
|
||
|
|
"BOOT_SWITCH": {
|
||
|
|
"displayName": "Boot Switches",
|
||
|
|
"description": "Boot Switches (S3)",
|
||
|
|
"longDescription": "The F280025C boot ROM contains bootloading software that executes every time the device is powered on or reset. Two pins, GPIO24 and GPIO32, are wired to the Boot Select switch (S3). By default, both pins are set HIGH (1) so the device will boot from Flash. \n\n \n\n GPIO24 (Left) | GPIO32 (Right) | Boot Mode \n -|-|- \n 0 (down) | 0 (down) | Boot from Parallel GPIO \n 0 (down) | 1 (up) | Boot from SCI/Wait boot \n 1 (up) | 0 (down) | Boot from CAN \n 1 (up) | 1 (up) | Boot from Flash (default)",
|
||
|
|
"subComponents": {
|
||
|
|
"SWITCH1": {
|
||
|
|
"displayName": "SW1",
|
||
|
|
"description": "SW1",
|
||
|
|
"definition" : "/boards/components/switch.json",
|
||
|
|
"longDescription": "Boot Switch",
|
||
|
|
"connections" : {
|
||
|
|
"INPUT": "41" /* GPIO24 */
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"SWITCH2": {
|
||
|
|
"displayName": "SW2",
|
||
|
|
"description": "SW2",
|
||
|
|
"definition" : "/boards/components/switch.json",
|
||
|
|
"longDescription": "Boot Switch",
|
||
|
|
"connections" : {
|
||
|
|
"INPUT": "49" /* GPIO32 */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
},
|
||
|
|
"CAN_SWITCH": {
|
||
|
|
"displayName": "CAN Route Switch",
|
||
|
|
"description": "CAN Route Switch (S4)",
|
||
|
|
"longDescription": "The LaunchPad can be connected to a CAN bus through J14. GPIO32 and GPIO33 are routed to the on-board TI SN65HVD234 3.3V CAN Transceiver, U15. \n\nBy setting S4 to DOWN (on), GPIO32 and GPIO33 are routed to the transceiver. If S4 is set to UP (off), the GPIOs are routed to the BoosterPack connectors (default case). Note that GPIO32 is also a boot mode select pin of the F28002x device and may be pulled up or down. \n\n \n\n CAN ROUTE | GPIO32/33 \n -|- \n BP (up) | BP Headers \n XCVR (down) | Transciever"
|
||
|
|
},
|
||
|
|
"QEP_SWITCH": {
|
||
|
|
"displayName": "QEP Select Switches",
|
||
|
|
"description": "QEP Select Switches (S5)",
|
||
|
|
"longDescription": "The LaunchPad has the ability to connect to two independent linear or rotary encoders through the F28002x on-chip eQEP interfaces: Header J12 is connected to eQEP1 and header J13 is connected to eQEP2. By default, this connection is not active and the GPIOs are routed to the BoosterPack connectors. \n\nThe eQEP signals are routed through TI SN74LV4053A Triple 2-Channel Analog Multiplexer/Demultiplexer ICs (U11/U14). Once the eQEP signals have been selected through U11/U14, the 3.3 V signals are stepped up through a TI SN74LVC8T245 Level Translator (U13) to 5 V at the connectors. \n\nSwitch S5 controls the select inputs of the ICs to configure the eQEP signal destinations to be either the J12/J13 connectors or BoosterPack headers. \n\n \n\n QEP1 SEL (LEFT) | QEP2 SEL (RIGHT) | QEP1 Signals (GPIO44/37/43) | QEP2 Signals (GPIO14/25/26) \n -|-|-|- \n 0 (down) | 0 (down) | J12 | J13 \n 0 (down) | 1 (up) | J12 | BP Headers \n 1 (up) | 0 (down) | BP Headers | J13 \n 1 (up) | 1 (up) | BP Headers | BP Headers"
|
||
|
|
},
|
||
|
|
"S2": {
|
||
|
|
"link": "BOOT_SWITCH"
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|